


B.A.S.

Canon Canola SX-300


■ REPAIR GUIDE

■ PARTS CATALOG



OPERATION CONDITIONS


SIGNAL	TYPICAL	ALLOWANCE
信号名	基準電圧	電圧範囲
+VOP	12.0 [V]	10.5 ~ 13.5 [V]
VDD	9.0 [V]	8.1 ~ 9.9 [V]
VCC	5.0 [V]	4.5 ~ 5.5 [V]
VTP	-4.0 [V]	-3.0 ~ -5.0 [V]
VPM	-6.0 [V]	-3.0 ~ -7.0 [V]
VGG	-7.5 [V]	-6.75 ~ -8.25 [V]
-VOP	-12.0 [V]	-10.5 ~ -13.5 [V]



	MIN 最小	TYP 標準	MAX 最大	
T		22		
CPW1	0.5			
CPW2	1.0			
CPd1	0.9			[μsec]
CPd2	1.3			
CPd3	0.9			
CPd4	0.3			
VCPH	VDD-0.3	—	—	[V]
VCPH	—	—	VDD-14.5	


LSI

[V]



IC

VCC [V]




CONTENTS







1.	BLOCK DIAGRAM	1
2.	TERMINAL & CONNECTOR LOCATION	2
3.	KEYBOARD UNIT	
3-1	KEYBOARD CIRCUIT	4
3-2	KEYBOARD CARD LAYOUT	5
4.	O1 CARD	
4-1	AUTO CLEAR & C	8
4-2	NORMAL WAVEFORM OF AUTO CLEAR & C	9
4-3	CLOCK PULSES	10
4-4	NORMAL WAVEFORM OF CLOCK PULSES	11
4-5	TWE & TD	12
4-6	NORMAL WAVEFORM OF TWE & TD	13
4-7	KB1 ~ KB20 & DL	14
4-8	NORMAL WAVEFORM OF KB1 ~ KB20 & DL	15
4-9	FLG1 & FLG2	16
4-10	NORMAL WAVEFORM OF FLG1, FLG2, SPR1, SPR2, TMR, AR1 ~ AR8, MXR1 ~ MXR8 & DL	17
4-11	DATA TRANSFER CONTROL	18
4-12	ROM COMBINATION FOR KEYS & INSTRUCTIONS	20
4-13	NORMAL WAVEFORM OF SCAS, IRS, ID19 & BLK	21
4-14	INST CONVERTER & ROM	22
4-15	DISPLAY BLOCK DIAGRAM & CATHODE DRIVER	24
4-16	NORMAL WAVEFORM OF CATHODE DRIVER	25
4-17	ANODE DRIVER	26
4-18	NORMAL WAVEFORM OF 0 ~ 9 DISPLAY	27
4-19	MODE INDICATION & DISPLAY UNIT LAYOUT	28
4-20	NORMAL WAVEFORM OF MODE LED	29
4-21	IO SIGNALS	30
4-22	NORMAL WAVEFORM OF IO & $\overline{\text{LRD}}$ FOR PRINTING	31
4-23	PRINTING BLOCK	32
4-24	PAPER FEED	34
4-25	NORMAL WAVEFORM OF PAPER FEED	35
4-26	TPH TRAVEL	36
4-27	NORMAL WAVEFORM OF TPH TRAVEL	37
4-28	TPH HEATING UNIT	38
4-29	NORMAL WAVEFORM OF TPH HEATING	39
4-30	OI CARD LAYOUT	40
4-31	A & B TERMINAL SIGNAL TABLE	42
4-32	C & D TERMINAL SIGNAL TABLE	43

4-33	PRINTER CARD LAYOUT	44
4-34	Ⓢ TERMINAL SIGNAL TABLE	45
5.	O2 CARD	
5-1	O2 CARD CIRCUIT	48
5-2	O2 CARD LAYOUT	50
5-3	ⓔ TERMINAL SIGNAL TABLE & HD3543 SELECTOR	51
6.	O3 CARD	
6-1	MAGNETIC CARD/CARTRIDGE UNIT CONTROLLER	53
6-2	FMTR, FWR, M+, MOTOR, PLUNGER & W	54
6-3	NORMAL WAVEFORM OF FMTR, FWR, M+, MOTOR, PLUNGER & W	55
6-4	W-CLOCK, FWRT, FWOS, FRED & FRDS	56
6-5	NORMAL WAVEFORM W-CLOCK, FWRT, FWOS, FRED & FRDS	57
6-6	MZR1 & MZR2	58
6-7	NORMAL WAVEFORM OF MZR1 & MZR2	59
6-8	FCH1, FCH2 & FCH3	60
6-9	NORMAL WAVEFORM OF FCH1, FCH2 & FCH3	61
6-10	Fa, Fb, Fc, FROS1 & FROS2	62
6-11	NORMAL WAVEFORM OF Fa, Fb, Fc, FROS1 & FROS2	63
6-12	NZR1 & MZR2	64
6-13	NORMAL WAVEFORM OF MZR1 & MZR2	65
6-14	O3 CARD LAYOUT	66
6-15	ⓖ & ⓕ TERMINAL SIGNAL TABLE	67
7.	POWER SUPPLY CARD	
7-1	POWER SUPPLY CIRCUIT	70
7-2	POWER SUPPLY CARD LAYOUT – PB	72
7-3	POWER SUPPLY CARD LAYOUT – PA	73
8.	MOTHERBOARD CARD	
8-1	MOTHERBOARD CARD LAYOUT	74
8-2	MOTHERBOARD CONNECTOR'S SIGNAL	75
8-3	CONNECTION 1 (MOTHERBOARD ↔ POWER SUPPLY CARD)	76
8-4	CONNECTION 2 (MOTHERBOARD ↔ FUNCTION PACK, MEMORY BOX & INTERFACE)	77
9.	INTERNAL CIRCUIT, SIGNAL & PIN LOCATIONS OF SEMICONDUCTORS	79
10.	SIGNAL LIST	83
11.	PARTS CATALOG	91


1. BLOCK DIAGRAM OF SX300 SERIES





2. TERMINAL & CONNECTOR LOCATION





KEYBOARD CIRCUIT



KEYBOARD CARD LAYOUT




C



NORMAL WAVEFORM OF AUTO CLEAR & C


SWITCHING POWER ON

TRIG	CH1	CH2
①	②③④⑤	①
301-3	0.2 V/CM	0.2 V/CM
VOLT/CM	50	MSEC/CM
TIME CM	—	—
SLOPE	—	—
MODE	CHOP	—




PRESSING C

TRIG	CH1	CH2
①	②③④⑤	①
102-5	0.2 V/CM	0.2 V/CM
VOLT/CM	1	MSEC/CM
TIME CM	—	—
SLOPE	—	—
MODE	CHOP	—




CLOCK PULSES




NOMAL WAVEFORM OF CLOCK PULSES


TRIG	CH 1	CH 2
AUTO	208-5.7	
INT.		
VOLT./CM	0.20-0.5 V/CM	0.2 V/CM
TIME/CM	0.5 μ SEC/CM	
SLOPE	+	
MODE	CHOP	



TRIG	CH 1	CH 2
AUTO	1.2 ③ 1.8	
INT.	201-5, 202-5, 205-3, 207-8	
VOLT./CM	0.2 V/CM	0.2 V/CM
TIME/CM	0.2 μ SEC/CM	
SLOPE	+	
MODE	CHOP	





TWE & TD




NORMAL WAVEFORM OF TWE & TD

TRIG	CH1	CH2
TWE	① ~ ③	TWE
CONTROL-15 HD3541		
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	5 μ SEC/CM	
SLOPE	+	
MODE	CHOP	



KB1 ~ KB20 & DL




NORMAL WAVEFORM OF KB1 ~ KB20 & DL

KB

PRESSING ☐

TRIG	CH1	CH2
TWE		TWE
CONTROL-15 HD3541		
VOLT/CM	0.2 V/CM	0.5 V/CM
TIME/CM	5.4 SEC/CM	
SLOPE	+	
MODE	CHOP	

DP dial position	DL	DP dial position	DL
0	---	4	TD2
1	TD0	5	TD0+TD2
2	TD1	6	TD1+TD2
3	TD3+TD1	F	---




KEY & KB

0~7 in Table indicates TDO ~ TD7 signals


KEY & AUTO CLEAR	KB						KEY	KB						KEY	KB					
	1	2	3	4	10	20		1	2	3	4	10	20		1	2	3	4	10	20
OPE	0						÷	2					2	ENT				3		
LEARN		0					√	7				7		LEFT	5				5	
CHECK			0				1/2		7			7		RIGHT	5					
RECORD				0			a²		7				7	Fix nn		0			0	
LOAD			0		0		a*			6			6	GO TO nn		5				
Cor AUTO CLEAR		0			0		(	6						IF GO TO nn			4			
CALL				0	0		)			6		6	6	FLAG nn				5	5	
CE			1				=	6				6	6	INDIRECT			1			1
•	1				1	1	e*				7	7	7	INST nn				4	4	
0	4						10*	7						CHARACTER PRINT				3	3	3
1	0					0	In		7					SPACE nn		5				5
2	1				1		log			7				COL PRINT nn	2				2	2
3		0				0	n!				7			To				2	2	
4			2				arc			7			7	START	2					
5			0			0	Sin				7		7	GO TO SP nn			4		4	
6		1			1		cos	7				7	7	DEBUG	0				0	
7				0		0	Tan		7			7	7	STEP BACK	1					
8		3					a ¹² →			7		7	7	DELETE	3					
9	0				0	0	CMnn		1				1	PRINT				1	1	1
SIGN CHG	4					4	ΣMnn	5						PROG PRINT		1				
EXP	4						SMnn	1					1	STEP SET		2				
+			6				RMnn	2				2		* PAPER FEED				1		
-	6					6	SPnn				5			* FLG2 IS "1" at TD1						
x			6			6	EPnn		5			5		表中の0~7はTD信号の番号を表す						

• OPEN DRAIN

FLG1



FLG2



NORMAL WAVEFORM OF FLG1, FLG2, SPR1, SPR2, TMR, AR1 ~ AR8, MXR1 ~ MXR8 & DL


TRIG	CH1	CH2
TWE CONTROL-15 HD3541		TWE
VOLT CM	0.5 V/CM	0.5 V/CM
TIME CM	5 μ SEC/CM	
SLOPE	+	
MODE	CHOP	

Switching power on.

電源スイッチ・オン

Circuit diagram of following
Signals are shown on P.18

観測信号の回路は 18 頁
に示す。



SPR1
HD3541-40

ARI. 2, 4 & 8
HD3542-7-10

302-11, 302-8


302-6, 302-3

MXR1, 2, 4 & 8
601-1, 3, 5 & 13


HD3542-3,
-26, 27 & 28

DL
HD3542-23


DL
HD3542-23



HD3541					
Pin no.	Signal	Level	Pin no.	Signal	Level
4	SCA1	1	17	IO2'	0
5	SCA2	0	18	IO4'	0
6	KB20	0	23	PUC	0
7	KB10	0	24	CA	1
8	KB4	0	27	PUC	0
9	KB3	0	28	INST2	0
10	KB2	0	32	CONT	0
11	KB1	0	38	INST1	0
12	QP	0			
16	IO1'	0			




DATA TRANSFER CONTROL



DATA TRANSFER CONTROL

Waveforms shown on P. 17

SR CHIP		Arithmetic	Program area			
Terminal	P _{in} No.	ST02	SR00	SR01		
CS 10	16	LT00	LT00	LT00		LT00: 002-3
CS 1	17	LT02	LT00	LT01		LT01: 804-11
FF A	24	DBG	LRN	CHE		LT02: 804-B
FF B	23	ENT	UNFIN	ERROR		(Page 12)
MODE	18	GND	VDD			
OR 1	25				GND	
OR 2	26				GND	
ENBL	28				VDD	
TMLD	12				VDD	



- OPEN DRAIN

ROM COMBINATION FOR KEYS & INSTRUCTIONS

KEY	ROM0 HN35402	ROM1 HN35403	ROM2 HN35404	ROM3 HN35405	ROM4 HN35406	ROM5 HN35409	ROM6 HN35408
C ALL UPE STEP BACK ERN START CHECK PRG FRONT DELETE PRG STEP SET CM Reset Set Reset Set all, OVF, OVF, FLS, FLS	☐			☐			
SIGN CHG INPR FEED 100	☐				☐		
C . ENT EXP Indirect CE PRINT CHARACTER PRINT PRG ON FLS ON SP ON ED ON IF EXTA ON SPAT ON PRG ON IF IF IF IF IF 20 .0. X90 ENT, OVF	☐			☐	☐		
RECORD LORD	☐			☐		☐	
10^x Ln Log NI 1/2 a^x e^x a^{x...} 1st, Integer Fraction, e, DEG = 0.11	☐	☐		☐	☐		
(+ - X ÷ =) a^{x...} Left SM ON Right RM ON CM ON FI ON	☐			☐	☐	☐	
0 1 2 3 4 5 6 7 8 9	☐	☐		☐		☐	
Sin Cos Tan π Sin', Cos', Tan' ←	☐	☐	☐	☐	☐		
101	☐			☐	☐	☐	☐
102 ~ 10F	☐			☐		☐	☐

NORMAL WAVEFORM OF SCAS, IRS, ID19 & BLK

TRIG	CH1	CH2
TWE		TWE
(HD3541-13)		
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	5 μ SEC/CM	
SLOPE	+	
MODE	CHOP	



TRIG	CH1	CH2
ID19		ID19
(HD3541-34)		
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	5 μ SEC/CM	
SLOPE	+	
MODE	CHOP	

Switching power on.
電源スイッチ・オン


Circuit diagram of following
signals are shown on P. 18
観測信号の回路は 18 頁
に示す。

Switching power on.
電源スイッチ・オン


Circuit diagram of following
signals are shown P. 18
観測信号の回路は 18 頁
に示す。




INST CONVERTER & ROM



INST CONVERTER & ROM




DISPLAY BLOCK DIAGRAM & CATHODE DRIVER




NORMAL WAVEFORM OF CATHODE DRIVER

ROM3-23~15
ROM4-23~15

10 μ SEC 0.5 V/CM



TRIG	CH1	CH2
903-B (D:19)		903-B
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	0.1 msec/CM	
SLOPE	+	
MODE	CHOP	



HD35406
-24

905-10

905-5

905-14

904-3

905-12

903-5

904-10

905-8

905-3

ENTRY 1234567890


Trig. 903-B (D:19)
0.1 msec slope +

903-B
(0.5 V/CM)

D:4
(0.5 V/CM)




ANODE DRIVER



ENTRY - 6.9

置数 - 6.9


TRIG	CH1	CH2
A02	(2) - (7)	(1)
CONTROL -37	(A) - (9)	A02
VOLT/CM	1V/CM	1V/CM
TIME/CM	50 μ SEC	
SLOPE	—	
MODE	CHOP	



NORMAL WAVEFORM OF 0~9 DISPLAY


ENTRY 1234567890 (置数 1234567890)

TRIG	CH1	CH2
TWE	AR 1, 2, 4, 8	TWE
CONTROL-15	DATA 7, 8, 9, 10	CONTROL-15
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	5 μ SEC/CM	
SLOPE	+	
MODE	CHOP	




ENTRY 1234567890

TRIG	CH1	CH2
D _i 19	SA, Sb, SC	ROM(3)-23
ROM(3)-23	Sd, Se, Sf, Sg	ROM(3)-23
VOLT/CM	0.5	0.5 V/CM
TIME/CM	0.1 msec/CM	
SLOPE	+	
MODE	CHOP	



MODE INDICATION & DISPLAY UNIT LAYOUT




NORMAL WAVEFORM OF MODE LED

TRIG	CH1	CH2
	① ~ ⑭	
VOLT/CM	0.5 V/CM	
TIME/CM	1 msec/CM	
SLOPE	+	
MODE	CH 1	


UNFIN · LRN · ERROR · ENT · CHE

①④⑦⑩⑬




Not lit
(点灯せず)
Lit up.
(点灯)

②⑤⑧⑪⑭
⑦⑯



Not lit
Lit up


③⑥⑨⑫⑮



Lit up
Not lit


DBG

⑬




Not lit
Lit up

⑰



Not lit
Lit up



⑱



Lit up
Not lit

IO SIGNALS

• OPEN DRAIN




iOC6

Pressing [C] then [ALL] at OPE mode

Deaten Memory
is cleared
5x10⁶ c


Trig. ① 20 μ sec
slope (+) 0.5 V/cm



iOC7

Pressing [C] then [ALL] at LRN mode

Trig. ① 20 μ sec
slope (+) 0.5 V/cm





NORMAL WAVEFORM OF IO & LRD FOR PRINTING

Pressing ☐ PAPER FEED

PAPER FEED を押す


Trig. IO2 (CONTROL-17)

2μsec. Slope (+)




Pressing ☐ when TPH at half position
TPHが基点にいるときに、☐ を押す。


Trig. IO2 (CONTROL-17), 0.5 msec
Slope (+)




Trig. TWE (602-11), 5μsec
Slope (+), 0.2V/cm




PRINTING BLOCK



PRINTING BLOCK



PAPER FEED



NORMAL WAVEFORM OF PAPER FEED

Pressing **PAPER FEED**


PAPER FEED を押す。

Trig. $\overline{10C2}$ (209-11). 2 μ sec
slope (-)




403-8
0.2V/cm

103-10
2V/cm




Trig. $\overline{10C2}$ (209-11), 20 msec
Slope (-)




Pressing **C** when TPH at halt position
TPHが基点にいたときに **C** を押す

Trig. $\overline{10C2}$ (209-11). 20 msec
Slope (+)



01/03
 are not against
 limit on FOSHT
 current FOSHT to be
 on longer than 10ms

TPH TRAVEL





NB that
 trigger
 phase of motor
 is in position
 after 36 -


NORMAL WAVEFORM OF TPH TRAVEL

Pressing ☐ when TPH at all position
 TPHが基点にいるとき、☐を押す。

Trig. 10C2 (210-3), 20msec
 slope (+)



TPH HEATING UNIT




NORMAL WAVEFORM OF TPH HEATING

Pressing ☐ when TPH at halt position
TPHが基点にいるときに、☐を押す

Trig. IO1 (404-4) 2 msec
slope (+)

① & ②
0.2 V/CM

③
0.2 V/CM




Trig. ⑦ (405-3) 0.5 msec
slope (+)

⑦
0.2 V/CM

⑩
1 V/CM

⑪
1 V/CM



Trig. IO1 (404-4) 5 μsec
Slope (+)

①
0.2 V/CM

④
0.2 V/CM


⑤
0.2 V/CM

⑥
0.2 V/CM

⑦
0.5 V/CM

⑧
1 V/CM

⑨
1 V/CM



Trig. FOSHT 305-13 2 msec
slope (+)

⑫
0.2 V/CM

⑬
2 V/CM


⑭
0.5 V/CM

⑮
0.1 V/CM


⑯
1 V/CM

⑰
0.5 V/CM


⑱
1 V/CM



01 CARD LAYOUT



01 CARD LAYOUT



(A) & (B) TERMINAL SIGNAL TABLE

(A) TERMINALS & CONNECTOR


TERMINAL NO.	(A) CONNECTOR					
	A (Part Side)			B (Pattern Side)		
	Signal	Pin No	Color	Signal	Pin No	Color
1	DT23	28	Yellow	DT31	F	Yellow
2	DT24	27	Orange	DT32	E	Orange
3	DT7	26	Red	DT33	D	Red
4	DT8	25	Brown	DT34	C	Brown
5	DT9	24	Sky Blue	DT35	B	Sky Blue
6	DT10	23	Pink	DT19	A	Pink
7	DT11	22	Black	DT20	Z	Black
8	DT12	21	White	DT21	Y	White
9	DT17	20	Gray	DT22	X	Gray
10	DT18	19	Purple	DT25	W	Purple
11	DT1	18	Blue	DT26	V	Blue
12	DT2	17	Green	DT27	U	Green
13	DT3	16	Yellow	DT28	T	Yellow
14	DT4	15	Orange	DT29	S	Orange
15	DT5	14	Red	DT30	R	Red
16	DT6	13	Brown	DT13	P	Brown
17	TD6	12	Sky Blue	DT14	N	Sky Blue
18	TD7	11	Pink	DT15	M	Pink
19	PHT	10	Black	DT16	L	Black
20		9		PΦ4	K	White
21	LRD	8	Gray	PΦ2	J	Gray
22	TMPH	7	Purple	PΦ1	H	Purple
23	CRS	6	Blue	DΦ3	F	Blue
24	PRS	5	Green	PΦ3	E	Green
25	VGG	4	Yellow	DΦ1	D	Yellow
26		3		DΦ0	C	Orange
27	VTP	2	Red	DΦ2	B	Red
28	+VOP	1	Brown	+VOP	A	

(B) TERMINALS

A: PART SIDE
B: PATTERN SIDE



NO.	A	B
1	VDD	L MAG
2	VPM	IHP
3	VTP	VTP
4	VGG	INH2
5	+VOP	+VOP
6	Φ2	Φ1
7	TD11	TMP H
8	TD16	IO1
9	QF	IO2
10	CONT	IO4
11	IRS	SCAS
12	INST1	SCA1
13	INST2	SCA2
14	FLG1	FLG2
15	TD4	TD9
16	TD2	TD3
17	TD0	TD1
18	AR2	AR1
19	AR8	AR4
20	MXR2	MXR1
21	MXR8	MXR4
22	KBA	IOC1
23	ID19	CP2
24	OUKC	TWE
25	PUC	ISTD
26	CP1	CP2
27	VCC	VCC
28	GND	GND

(C) & (D) TERMINAL SIGNAL TABLE



TERMINAL NO.	A (Part Side)			B (Pattern Side)		
	Signal	Pin No	Color	Signal	Pin No	Color
1	GND	15		GND	S	Gray
2	FLG1	14	Green	TDJ	R	Brown
3	FLG2	13	Blue	TDI	P	Red
4	KC	12	Purple	TD2	N	Orange
5	DL	11	White	TD3	M	Yellow
6		10		TD4	L	Green
7		9		TD5	K	Blue
8		8		TD6	J	Purple
9		7		TD7	H	Gray
10		6		KB1	F	White
11		5		KB2	E	Black
12		4		KB3	D	Brown
13		3		KB4	C	Red
14		2		KB10	B	Orange
15		1		KB20	A	Yellow


TERMINAL NO.	A (Part Side)			B (Pattern Side)		
	Signal	Pin No	Color	Signal	Pin No	Color
1		22		SP	Z	Gray
2		21		Sd	Y	Blue
3		20		Se	X	Green
4		19		Sf	W	Yellow
5		18		Sg	V	Orange
6		17		SC	U	White
7		16		Sb	T	Brown
8		15		SA	S	Red
9	MAG	14		LRN	R	Yellow
10	ERROR	13	Gray	UNFIN	P	Purple
11	DBG	12	Blue	ENT	N	Orange
12	Di19	11	Black	CHE	M	Green
13	Di15	10	Brown	Di10	L	Blue
14	Di16	9	Purple	Di18	K	Pink
15	Di14	8	Red	Di17	J	Sky Blue
16	Di12	7	Yellow	Di4	H	"
17	Di11	6	Green	Di6	F	Black
18	Di13	5	Orange	Di3	E	Brown
19	Di8	4	Gray	Di2	D	Red
20	Di7	3	White	Di1	C	Orange
21	Di9	2	Purple	Di5	B	Pink
22		1		GND	A	Brown



(i) TERMINAL SIGNAL TABLE


TERMINAL NO.	(i)					
	A (Parts side)			B (Pattern side)		
	Signal	Pin No	Color	Signal	Pin No	Color
1	DT3	28	Yellow	DT4	F	Orange
2	DT8	27	Brown	DT2	E	Green
3	DT1	26	Blue	DT10	D	Pink
4	DT5	25	Red	DT9	C	SkyBlue
5	DT12	24	White	DT6	B	Brown
6	DT7	23	Red	DT11	A	Black
7	DT17	22	Gray	DT13	Z	Brown
8	DT16	21	Black	DT21	Y	White
9	DT23	20	Yellow	DT22	X	Gray
10	DT31	19	Yellow	DT26	W	Blue
11	DT33	18	Red	DT32	V	Orange
12	DT30	17	Red	DT34	U	Brown
13	DT29	16	Orange	DT27	T	Green
14	DT35	15	SkyBlue	DT28	S	Yellow
15	DT15	14	Pink	DT14	R	SkyBlue
16	DT18	13	Purple	DT20	P	Black
17	DT24	12	Orange	DT19	N	Pink
18		11		DT25	M	Purple
19	TMP-H	10	Purple	VGG	L	Yellow
20	+VOP	9	Brown	VTP	K	Red
21	PΦ1	8	Purple	DΦ0	J	Orange
22	PΦ2	7	Gray	DΦ1	H	Yellow
23	PΦ3	6	Green	DΦ2	F	Red
24	PΦ4	5	White	DΦ3	E	Blue
25		4			D	
26	PRS	3	Green	CRS	C	Blue
27	TD6	2	SkyBlue	LRD	B	Gray
28	PHT	1	Black	TD7	A	Pink


02 CARD CIRCUIT



O2 CARD CIRCUIT

STEPS.





(E) TERMINAL SIGNAL TABLE & HD3543 SELECTOR


E. TERMINALS SIGNAL TABLE

Part side	Pattern side	Terminal	Part side	Pattern side
A	B	No.	A	B
VDD	LMAG	15	TD4	TD9
	IHP	16	TD2	TD3
		17	TD0	TD1
VGG		18	AR2	AR1
		19	AR8	AR4
		20	MXR2	MXR1
IOCB		21	MXR8	MXR4
IOCT	IO1	22	DO1	DO2
QP	IO2	23	DO4	DO8
CONT	IO4	24	PJKC	
IRS	DO0	25	PUC	D80
INST1	DO0	26	CP1	CP2
INST2	DO0	27	VCC	VCC
		28	GND	GND

HD3543 SELECTOR

RELATION OF
TD & ADDRESS

TD	CS10	CS1
0	0	0
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9



6. O3 CARD



Asterisk & diagonal marked elements & signals are for EDM (magnetic cartridge unit).




回路図中、※印の素子および信号はEDM(カートリッジ・ユニット)のみに使用される。




Dotted line with MC refers to jumper for PCR (magnetic card unit), while MT is for EDM.

本回路図およびO3カードに印刷されたMCはPCR(磁気カード・ユニット)のジャンパ線を示す。
そしてMTはEDM(磁気カートリッジ・ユニット)を示す。


BLOCK DIAGRAM OF PCR/EDM CONTROLLER



03 CARD ↔ EDM




FMTR, FWR, M+, MOTOR, PLUNGER & W




Read 499 ms
Write 348 ms

NORMAL WAVEFORM OF FMTR, FWR, M+ MOTOR, PLUNGER & W


TRIG	CH1	CH2
	③ ④	
113-11	⑤ ⑥ ⑦	113-11
SCALE	0.5V/cm	0.5V/cm
TIME	50 msec/cm	
SLOPE	+	
MODE	CHOP	




TRIG	CH1	CH2
	⑧ ⑨	
113-11	⑩ ⑪	113-11
SCALE	0.5V/cm	0.5V/cm
TIME	2 sec/cm	
SLOPE	+	
MODE	CHOP	



TRIG	CH1	CH2
AUTO	⑫ ⑬ ⑭	
SCALE	0.5V/cm	0.5V/cm
TIME	0.5 sec/cm	
SLOPE	+	
MODE	CHOP	




W-CLOCK, FWRT, PWOS, FRED & FRDS



NORMAL WAVEFORM OF W-CLOCK, FWRT, FWOS, FRED & FRDS


WRITE

TRIG	CH1	CH2
113-11 (RM) (SENSING)	(16) (17) (18) (19)	
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	0.5 SEC/CM	
SLOPE	+	
MODE	CHOP	




READ

TRIG	CH1	CH2
113-11	(20) (21) (22) (23)	
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	0.5 SEC/CM	
SLOPE	+	
MODE	CHOP	




W-CLOCK

TRIG	CH1	CH2
(24) 242-B (25) 242-5	(26) (27) (28) (29)	(30) (31) (32) (33)
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	0.2 msec/CM	
SLOPE	+	
MODE	CHOP	



MZR1 & MZR2



太線は書き込み演算回路を示す
Heavy lines indicate circuit for write operation


Diagram of a 01 CARD with four input lines labeled RB, R4, R2, and R1. Each line has a white circle on the left and a black circle on the right, connected by a horizontal line. Below the lines is a label '5-10 20)' with an arrow pointing right.

用

用

1

FCH1, FCH2 & FCH3




WRITE

1. Lock DATA
TRANS
2. Press 1 EXP 9 5 SM 00 0 0
3. Press STEP
SET 0 0 0
4. Press C
5. Insert magnetic tape to position
6. Press RECORD
7. Repeat 4, 5, 6

MIR (SMOD) 6 9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0

TRIG	CH1	CH2
(1)	8 9 30 31	
105-9	9 2 31 32	
1.25 CM	6 7 20 21	0.5 CM
TIME CM	2 m SEC	0.5 CM
SLOPE	-	
MODE	CHOP	



NORMAL WAVEFORM OF Fa, Fb, Fc, FROS1 & FROS2

READ

Operation




1. Press **DATA TRANS**
2. Press **7 EXP 2 2**
3. Press **5 0 0**
4. Press **STEP SET 0 0 2**
5. Press **RECORD**
6. Insert magnetic tape to position

7. Press **C**
8. Insert magnetic tape in position
9. Press **LOAD**


TRIG	CH1	CH2
(49)	(41)(42)(43)(44) (45)(46)(47)(48)	(49)
213-10		
1-2 V/CM	0.5 V/CM	0.5 V/CM
TIME/CM	0.5 msec/CM	
SLOPE	-	
MODE	CHOP	

TRIG	CH1	CH2
(55)	(51)(52)(53)	(55)
110-3	(54)(56)	
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	2 msec/CM	
SLOPE	+	
MODE	CHOP	

TRIG	CH1	CH2
(49)	109-3	(49)
213-10	112-6	
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	10 msec/CM	
SLOPE	+	
MODE	CHOP	





MZR1 & MZR2




太線は読み出し演算用
回路を示す
Heavy lines indicate
circuit for read operation.


01 CARD

TRIG	CH1	CH2
(20)	20 30 40 50 60 70 80 90 100 110 120 130 140 150 160 170 180 190 200 210 220 230 240 250 260 270 280 290 300 310 320 330 340 350 360 370 380 390 400 410 420 430 440 450 460 470 480 490 500 510 520 530 540 550 560 570 580 590 600 610 620 630 640 650 660 670 680 690 700 710 720 730 740 750 760 770 780 790 800 810 820 830 840 850 860 870 880 890 900 910 920 930 940 950 960 970 980 990 1000 1010 1020 1030 1040 1050 1060 1070 1080 1090 1100 1110 1120 1130 1140 1150 1160 1170 1180 1190 1200 1210 1220 1230 1240 1250 1260 1270 1280 1290 1300 1310 1320 1330 1340 1350 1360 1370 1380 1390 1400 1410 1420 1430 1440 1450 1460 1470 1480 1490 1500 1510 1520 1530 1540 1550 1560 1570 1580 1590 1600 1610 1620 1630 1640 1650 1660 1670 1680 1690 1700 1710 1720 1730 1740 1750 1760 1770 1780 1790 1800 1810 1820 1830 1840 1850 1860 1870 1880 1890 1900 1910 1920 1930 1940 1950 1960 1970 1980 1990 2000 2010 2020 2030 2040 2050 2060 2070 2080 2090 2100 2110 2120 2130 2140 2150 2160 2170 2180 2190 2200 2210 2220 2230 2240 2250 2260 2270 2280 2290 2300 2310 2320 2330 2340 2350 2360 2370	(20)
205-13		
VOLT/CM	0.5 V/CM	0.5 V/CM
TIME/CM	2 m SEC/CM	
SLOPE	+	
MODE	CHOP	





(G) & (F) TERMINAL SIGNAL TABLE



A : PART SIDE
B : PATTERN SIDE

(G) TERMINALS & CONNECTOR

TERMINAL NO	(G) CONNECTOR					
	A (PARTS SIDE)			B (PATTERN SIDE)		
	Signal	Pin No	Color	Signal	Pin No	Color
1	GND	1	Black	GND	A	Black
2	M+	2	Blue	W	B	Blue
3	+VOP	3	Brown	CH1	C	Brown
4	-VOP	4	Yellow	CH2	D	Yellow
5	*2 MOTOR	5	Red	CH3	E	Red
6	*2 PLUMBER	6	Green	*2 GND	F	Green
7	*2 WHITE PROTECT	7	Purple	*2 GND	H	Purple
8	*2 CART-ADDS LOAD	8	Gray	R01	J	*1 Green *2 Gray
9	*2 SENSING	9	White	R02	K	*1 Purple *2 White
10		10	Orange	R03	L	*1 Gray *2 Orange
11	*1 P	11	Red		M	
12	*1 S	12	Green		N	
13		13			P	
14		14			R	
15	*1 VCC	15	Purple		S	


* 1. Signals for only PCR

* 2. Signals for only EDM


(F) TERMINALS

No.	A	B
1	-VOP	-VOP
2		
3		
4		
5	+VOP	+VOP
6		
7		
8		
9		
10		
11		
12		
13		
14		
15	TD4	TD9
16	TD2	TD3
17	TD0	TD1
18	AR2	AR1
19	ARB	AR4
20	MXR2	MXR1
21	MXRB	MXR4
22	KB4	IOC1
23	ID19	
24	PUKC	TWE
25		INH MAG
26		CP2
27	VCC	VCC
28	GND	GND


POWER SUPPLY CIRCUIT




POWER SUPPLY CIRCUIT




POWER SUPPLY CARD LAYOUT-PB



POWER SUPPLY CARD LAYOUT-PA



8. MOTHER BOARD CARD LAYOUT




MOTHERBOARD CONNECTOR'S SIGNAL

SIGNAL	B CONNECTOR (01 CARD)	E CONNECTOR (02 CARD)	F CONNECTOR (03 CARD)	TERMINAL NO.
	B A	B A	B A	
LMAG				-0P
VPM				DD, A2
IHP				PM
VTP				TP
VGG				GG, B2
INH2				54
+VOP				+0P, A1, B1
Φ2				B3
Φ1				A3
TD11				B19
TMPI				MP
TD16				B20
TD1				B5, A5
QP				A8
TD2				A6, B6
CONT				B8
TD4				A7, B7
IRS				A9, B9
SCAS				A12
D40				B13
INST1				A10, B10
SCA1				B12
D20				A14
INST2				A11, B11
SCA2				A13
D10				B14
FLG1				A15, B15, B18
FLG2				A16, B16, B17

SIGNAL	B CONNECTOR (01 CARD)	E CONNECTOR (02 CARD)	F CONNECTOR (03 CARD)	
	B A	B A	B A	
TD4				
TD9				
TD2				
TD3				
TD0				
TD1				
AR2				A18
AR1				A17
ARB				A20
AR4				A19
MXR2				A22, B22
MXR1				A21, B21
MXR8				A24, B24
MXR4				A23, B23
KB4				
IOC1				
DO2				A26
DO1				B26
TD19				
CP2				A27, B27, B29
DO8				A25
DO4				B25
PURC				A28, A29, B28
TWE				A31, B31
PUC				
ISTD				A4
DB0				A30, B30
inhMAG				A32, B32
CP1				A33, B33
CP2				
VCC				CC, A34, B34
GND				GND, A35, A36 B35, B36

CONNECTION 1 (MOTHERBOARD ↔ POWER SUPPLY CARD)



CONNECTION 2 (MOTHERBOARD → FUNCTION PACK, MEMORY BOX & INTERFACE)

FUNCTION PACK → MOTHERBOARD
(Q) (H)

Q PIN NO.	H PIN NO.	SIGNAL	COLOR
A & 1	B	VDD	Black
B & 2	2	VGG	Brown
C, 3 & 4	R	GND	Green
E & 5	N	VCC	Red
F	C	Φ1	Orange
-	-	Φ2	Orange

MEMORY BOX → MOTHERBOARD
(M) (H)

M PIN NO.	H PIN NO.	SIGNAL	COLOR
1	U	AR1	Black
2	V	AR2	Brown
3	W	AR4	Red
4	X	AR8	Orange
5	Y	MXR1	Yellow
6	Z	MXR2	Green


INTERFACE → MOTHERBOARD
(N) (H)

N PIN NO.	H PIN NO.	SIGNAL	COLOR
1	---	---	---
2	---	---	---
3	---	---	---
4	---	---	---
5	21	MXR1	Yellow
6	22	MXR2	Green







Q PIN NO.	H PIN NO.	SIGNAL	COLOR
K	19	TD11	Blue
L	20	TD16	Purple
M	P	SCA2	Gray
N	10	INST1	White
P	12	SCA1	Pink
R	9	IRS	Light Blue
6	3	Φ2	Orange
8	4	INST	Green
9	18	FLG1	Blue
10	17	FLG2	Purple
12	11	INST2	White
13	H	PUKC	Pink
14	N	SCAS	Blue

M PIN NO.	H PIN NO.	SIGNAL	COLOR
8	B	MXR3	Purple
9	---	---	---
10	---	---	---
11	---	---	---
12	A	+VOP	Blue
13	---	---	---
14	---	---	---
15	---	---	---
16	---	---	---
17	L	INST1	Yellow
18	M	INST2	Green
19	L	INH MAG	Blue
20	E	IO1	Purple
21	F	IO2	Gray
22	H	IO4	White
23	S	FLG1	Pink
24	T	FLG2	Blue
25	K	TWE	Black
26	K	IRS	Brown
27	F	PUKC	Red
28	J	QP	Orange
29	B	CONT	Yellow
30	N	VCC	Green
31	M	CP1	Blue
32	E	CP2	Purple
33, 34 35 & 36	R	GND	Green

N PIN NO.	H PIN NO.	SIGNAL	COLOR
8	24	MXR3	Purple
9	26	DO1	Gray
10	D	DO2	White
11	25	DO4	Pink
12	1	+VOP	Blue
13	C	DO8	Black
14	14	DO10	Brown
15	R	DO20	Red
16	13	DO40	Orange
17	---	---	---
18	---	---	---
19	30	DO5	Blue
20	5	IO1	Purple
21	6	IO2	Gray
22	7	IO4	White
23	15	FLG1	Pink
24	16	FLG2	Light Blue
25	31	TWE	Black
26	---	---	---
27	28	PUKC	Red
28	---	---	---
29	---	---	---
30	34	VCC	Green
31	33	CP1	Blue
32	27	CP2	Purple
33, 34 35 & 36	35	GND	Green









INTERNAL CIRCUIT, SIGNAL & PIN LOCATIONS OF SEMICONDUCTORS-1

SPR1 STP INST1 A02 AC1 BLK ID19 MXR1 CONT AR1 AR2 AR4 INST2 PUC FLG2 FLG1 CAN PUC TMR φ 1 HD3541 CONTROL GND V66 SPR2 SCA1 SCA2 KB20 KB10 KB4 KB3 KB2 KB1 Q.P SCAS IRS TWE TOL TOD φ 2 VDD	SN7400 SN74L00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Positive logic: $Y = AB$ 
MXR4 MXR2 MXR1 SPR1 SPR2 DL IRS INST1 INST2 Q.P CONT φ 2 φ 1 CA HD3542 DATA OPEN DRAIN GND V66 MXR8 ID19 A04 A08 AR1 AR2 AR4 AR8 DELG BINARY PUC VDD	SN7402 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Positive logic: $Y = A + B$ 
ENABLE CONT OR1 OR2 FFA FFB Q.P INST1 INST2 IRS MODE CS CS10 φ 2 φ 1 HD3543 SR GND V66 PUC AR8 AR4 MXR8 MXR4 MXR2 MXR1 AR2 AR1 TMD φ 1 VDD	SN7403 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS Positive logic: $Y = AB$ 
SCA2 IN1 SP INA FT9 FT8 FT7 FT6 FT5 FT4 FT3 FT2 FT1 FT0 ROM GND V66 ISTD IRS SCAS SCA1 SCA3 φ 1 φ 2 PUC INST1 INST2 FT0D VDD	SN7404 SN74L04 HEX INVERTERS Positive logic: $Y = A$ 
KH6270 IN1 2 3 4 5 6 7 8 9 10 OUT1 2 3 4 5 6 7 8 9 10 	SN7405 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS Positive logic: $Y = A$ 









INTERNAL CIRCUIT, SIGNAL & PIN LOCATIONS OF SEMICONDUCTORS-2

SN7408	QUADRUPLE 2-INPUT POSITIVE-AND GATES	Positive logic $Y = AB$	SN7495A																																												
SN7410	TRIPLE 3-INPUT POSITIVE-NAND GATES	Positive logic $Y = \overline{ABC}$	SN74107 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH CLEAR <table><tr><th colspan="4">FUNCTION TABLE</th></tr><tr><th colspan="2">INPUTS</th><th colspan="2">OUTPUTS</th></tr><tr><th>CLEAR</th><th>CLOCK</th><th>J</th><th>K</th></tr><tr><td>L</td><td>X</td><td>X</td><td>X</td></tr><tr><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>L</td><td>H</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>H</td></tr></table>	FUNCTION TABLE				INPUTS		OUTPUTS		CLEAR	CLOCK	J	K	L	X	X	X	H	L	L	L	H	L	H	L	H	L	L	H	H	L	H	H	H	L	H	H	H	L	H	H	H	L	H	H
FUNCTION TABLE																																															
INPUTS		OUTPUTS																																													
CLEAR	CLOCK	J	K																																												
L	X	X	X																																												
H	L	L	L																																												
H	L	H	L																																												
H	L	L	H																																												
H	L	H	H																																												
H	L	H	H																																												
H	L	H	H																																												
H	L	H	H																																												
SN7420	DUAL 4-INPUT POSITIVE-NAND GATES	Positive logic $Y = \overline{ABCD}$	SN74123 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR <table><tr><th colspan="4">FUNCTION TABLE</th></tr><tr><th colspan="2">INPUTS</th><th colspan="2">OUTPUTS</th></tr><tr><th>CLEAR</th><th>A</th><th>B</th><th>C</th></tr><tr><td>L</td><td>X</td><td>X</td><td>L</td></tr><tr><td>X</td><td>H</td><td>X</td><td>L</td></tr><tr><td>X</td><td>X</td><td>L</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>L</td></tr></table>	FUNCTION TABLE				INPUTS		OUTPUTS		CLEAR	A	B	C	L	X	X	L	X	H	X	L	X	X	L	L	H	L	L	L	H	L	L	L	H	L	L	L	H	L	L	L	H	L	L	L
FUNCTION TABLE																																															
INPUTS		OUTPUTS																																													
CLEAR	A	B	C																																												
L	X	X	L																																												
X	H	X	L																																												
X	X	L	L																																												
H	L	L	L																																												
H	L	L	L																																												
H	L	L	L																																												
H	L	L	L																																												
H	L	L	L																																												
SN7426	QUADRUPLE 2-INPUT HIGH VOLTAGE INTERFACE POSITIVE-NAND GATES	Positive logic $Y = AB$	SN75491 ANODE DRIVER (SEGMENT)																																												
SN7437	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS	Positive logic $Y = \overline{AB}$	SN75492 CATHODE DRIVER (DIGIT)																																												

INTERNAL CIRCUIT, SIGNAL & PIN LOCATIONS OF SEMICONDUCTORS-4

2SC708  B. E. C.	AW01-20 & V03E (ZD19V)   AW01-20 103E
2SC1061  B. C. E. 	EQA01-10S (ZD10V) 
2SC1213  E. C. B. 	RD9A & EQB01-08 (ZD8.0V) (ZD8.5V)  
2N5447  C. B. E. 	HE1105  
1S1588  	LED 

INTERNAL CIRCUIT, SIGNAL & PIN LOCATIONS OF SEMICONDUCTORS-3


HD3103P 5-MOS FETs 	2SA495  E . C . B .
HD3104P Dual 4-input AND Gates +2-inverters 	2SA671  B . C . E .
HD3226P Dual 2-input +Dual 3-input AND Gates 	2SA673  E . C . B .
HD3280P Programable Display Decoder  BLOCK DIAGRAM  • OPEN DRAIN	2SC372  E . C . B . 2SC641  E . C . B .

Signal	Level	Signal Description	信 号 説 明
A01 A02 A04 A08		Weight 1 Weight 2 Weight 4 Weight 8 Indication signal for SA~SG & SP.	重み 1 重み 2 重み 4 重み 8 SA~SGとSPをつくる。
AR1 AR2 AR4 AR8		Weight 1 Weight 2 Weight 4 Weight 8 (1) Data bus for AR→MXR. (2) Indication signal for A01~A08.	重み 1 重み 2 重み 4 重み 8 (1) AR→MXRのデータ・バス (2) A01~A08をつくる。
BLK		Prevent double image.	点灯もれ防止
$\overline{CA}$	1	(1) Carry. (2) Borrow. (3) Data coincidence of a digit of AR with DR or ER.	(1) キャリー (2) ボロー (3) ARとDRまたはERの内1桁データの一致を検出する。
CARTRIDGE LOAD		Detect whether cartridge inserted in position.	カードリッジが挿入されたことを検出する。
CGOUT1 CGOUT2	0 0	Emitted three times to generate DT1~DT35 to designate heater elements of TPH according to character to be printed out.	印字されるキャラクターに当たって、TPHのヒータ・エレメントを指定するためにDT1~DT35信号をつくる。 1つのキャラクターを印字するために、CGOUT1とCGOUT2信号はROMCGから3回発生される。
CONT	0	Control signal to obtain intermediate result of multiplication, division or square root by a micro-instruction.	1つのマイクロ命令によって、乗、除または開平算の部分根を求めるための制御信号
CPI CP2		Basic clock pulses.	クロック・パルス
CRS	1	Activate CR solenoid to raise TPH.	TPHをおとすためにCRソレノイドを動作する。
CS1		Terminal to select 3rd digit of address(N1) which consists of 4-digit to designate each register in program/memory area.	プログラム/メモリ・エリア内のソフト・レジスタ・チップ内のそれぞれのレジスタには4桁で構成されるアドレスがついている。CS1のアドレスの3桁目を選択する端子で、TD信号が加えられる。
CS10		Terminal to select 4th digit or page of address(N0).	アドレスの4桁目またはページを選択する端子でTD信号が加えられる。
DFLG	0	Data coincidence of two digits of AR with DR or ER.	ARとDRまたはERの内、2桁データの一致を検出する。
Dil D119		Display digit selection.	表示の桁選択

Signal	Level	Signal Description	信 号 明
DL		Decimal point position except F.	F以外の位置の小数点ダイヤル
DT1 ~ DT35		Select heater element of TPH.	TPHのヒータ・エレメント選択
Dφ0 ~Dφ3 DφW1&DφW2		Move TPH.	TPH移動
Fa ~ Fc	0	Read PCR/EDM. R01 → Fa → MZR1 → AR → MXR. R02 → Fc → MZR2 → AR → MXR. R03 → Fb → FROS1 → FROS2.	読み出し演算において、下記に示す記号の流れの途中記号 R01 → Fa → MZR1 → AR → MXR R02 → Fc → MZR2 → AR → MXR R03 → Fb → FROS1 → FROS2
FFA FFB	1 1	Select various mode LED.	各モードのLEDを点灯する。
FLG1		Flag bus 1 detects following states.	フラッグ・バス1記号で、下記のことを検出する。
		TD0 Decimal point set at F.	小数点ダイヤルがFの位置
		TD1 Angle switch set at GRAD(TD1+TD2), DMS. TD2 (TD2), RAD(TD1) or DEG(no TD).	アングル・スイッチの検出 (GRAD = TD1 + TD2, DMS; TD2), RAD(TD1), DEG(TDなし)
		TD3 Round-off switch at 1.	四捨五入スイッチが1の位置
		TD4 Round-off switch at 5/4.	四捨五入スイッチが5/4の位置
		TD5 Clock pulse frequency at 455 KHz approx.	クロック・パルスの周波数が約455 KHz
		TD6 PRINTER OFF not locked at any mode except DBG.	PRINTER OFF がロックされない。ただし、DBGモードの場合。
		TD7 INSERT locked.	INSERT がロックされた。
		TD12 Discriminate whether SX300 type or SX100.	SX300とSX100を区別させる。
		TD13 Discriminate whether program area is more than one page or not.	プログラム・エリアがページ以上であることを検出する。
		TD14 Discriminate whether memory area is more than one page or not.	メモリ・エリアがページ以上であることを検出する。
		TD15 Detect DFLG signal being "1".	DFLG信号が"1"になったことを検出する。
		TD16 Discriminate whether function pack is inserted or not.	ファンクション・パックが計測機に挿入されたことを検出する。


Signal	Level	Signal Description	値	号	説	明
FLG1		TD17 (D.E)	Inhibit to print characters for AC100V machine.			海外、計算機に使用される。 (輸出される計算機においてカタカナの印字を禁止する。)
		TWE	Printer in operation.			プリンタ動作中
FLG2			Flag bus 2 detects following states.			フラッグ・バス2信号で、下記のことを検出する。
		TD0	Write protection of magnetic card/cartridge.			書き込み禁止された磁気カード/カートリッジ
		TD1	PAPER FEED pressed.			PAPER FEED が押された。
		TD2	PROG SELECT locked & arc, sin, cos, tan, out a → or e x pressed.			PROG SELECT がロックされ、arc, sin, cos, tan, a → または e x が押された。
		TD3	Start write/read operation.			書き込み/読み出し演算のスタート
		TD4	Detect write/read operation of a digit.			1桁情報の書き込み/読み出し演算終了
		TD5	DATA TRANS not locked.			DATA TRANS がロックされていない。
		TD6	TPH at halt position.			TPHが基点にいる。
		TD7	TPH at buffer position.			TPHが緩衝点にいる。
		TD11	Discriminate whether ROM of I/O except typewriter is working or not.			タイプライタを除いたI/O制御用ROMが動作中であることを検出する。
		TD16 (FU)	Inhibit overflow when data enters 15th digit in round-off operation.			四捨五入/切り上げされたデータの桁数が14より大きい場合オーバーフローを禁止するためのTD16信号であるが、日本国内に流通される計算機はこの信号を接続されていない。
TWE		TD18	Timing signal to detect encoded signal in key buffer of control chip.			コントロール・チップ内のキーバッファに、キー信号があるかどうかを検出するタイミング信号として使用される。
			Timing signal to detect overflow.			オーバーフロー検出のタイミング信号として使用される。


Signal	Level	Signal Description	信 号 説 明																		
FLR	1	Control direction of TPH travel. <table><tr><td>FLR</td><td>FDφCOUNTER</td><td>TPH TRAVEL</td></tr><tr><td>0</td><td>ADD</td><td>RIGHT</td></tr><tr><td>1</td><td>SUBTRACT</td><td>LEFT</td></tr></table>	FLR	FDφCOUNTER	TPH TRAVEL	0	ADD	RIGHT	1	SUBTRACT	LEFT	TPHの移動方向を決める。 <table><tr><td>FLR</td><td>FDφカウンタ</td><td>移 動</td></tr><tr><td>0</td><td>加 算</td><td>右</td></tr><tr><td>1</td><td>減 算</td><td>左</td></tr></table>	FLR	FDφカウンタ	移 動	0	加 算	右	1	減 算	左
FLR	FDφCOUNTER	TPH TRAVEL																			
0	ADD	RIGHT																			
1	SUBTRACT	LEFT																			
FLR	FDφカウンタ	移 動																			
0	加 算	右																			
1	減 算	左																			
FMTR	0	(1) Supply + 5V to + terminal of motor in PCR. (2) Activate motor & plunger solenoid of EDM.	(1) PCR内のモータ+端子に+5Vを加える。 (2) EDM内のモータとプランジジャーを動作させる。																		
FOSHT	0	(1) Apply heat to TPH. (2) Set FOSRS to shift TPH one digit.	(1) TPHをヒートさせる。 (2) 印字後TPHを1桁移動させるために、FOSRSをセットする。																		
D01, D02 D04, D08 D10, D20 D40, D80	1	Data to be transferred to I/O device.	メモリ・ボックスを除いたI/O機器へ送られるデータ																		
FOSSH	0	(1) Shift TPH in raised state one digit to right or left according to FLR. (2) Add or subtract one to FDφcounter for TPH travel.	(1) おこなわれている状態のTPHを、右または左に1桁移動する。 (2) TPH移動のために、FDφカウンタに+1または-1を行なう。																		
FOSRS	0	Shift TPH in lowered state one digit.	おこなわれている状態のTPHを1桁移動する。																		
FRDS	0	2-digit read operation.	2桁毎の読み出し演算の実行																		
FRED	0	Read operation.	読み出し演算の実行																		
FROS2	0	Read clock pulse.	読み出し演算用クロック・パルス																		
FT0 ~ FT9		Output terminal of 10-bit shift register in ROMs. (See in1 signal)	ROM内にある10ビット・シフト・レジスタの出力端子 (in1信号参照)																		
FWOS	0	2-digit write operation.	2桁毎の書き込み演算の実行																		
FWR	0	Discriminate write or read operation.	書き込みまたは読み出し演算の判断																		
FWRT	0	Write operation.	書き込み演算の実行																		
ID19		Timing pulse for display & W-CLOCK (See P.90).	表示とW-CLOCKをつくるタイミング信号 (90頁参照)																		
inA		Inhibit terminal of FT0~FT9 of 10-bit shift register in ROMs. (See in1 signal)	ROM内にある10ビット・シフト・レジスタの出力信号をインビットする端子 (in1信号参照)																		


Signal	Level	Signal Description	値	号	説	明
in1		Input terminal of 10-bit shift register in ROMs. 			ROM内にある10ビット・シフト・レジスタの入力端子	10-bit shift register in ROMs
$\overline{\text{INH2}}$	1	Inhibit ROM2 and select three ROM chips of function pack.			ROM2を禁止して、ファンクション・パック内のROMを選ぶ	
$\overline{\text{inh MAG}}$	1	Inhibit EDM during operation of I/O device.			I/O動作中、EDMを禁止する。	
INST1 INST2	0 0	Micro-instruction.			マイクロ命令	
I01 I02 I04	0 0 0	Weight 1 Weight 2 Weight 4 Generates control bus $\overline{\text{ioc1}}$, $\overline{\text{ioc2}}$, $\overline{\text{ioc3}}$, $\overline{\text{ioc6}}$ or $\overline{\text{ioc7}}$ signal.	重み1 重み2 重み4		コントロール・バスの $\overline{\text{ioc1}}$, $\overline{\text{ioc2}}$, $\overline{\text{ioc3}}$, $\overline{\text{ioc6}}$ または $\overline{\text{ioc7}}$ 信号をつくる。	
$\overline{\text{ioc1}}$ MAG- $\overline{\text{ioc1}}$	1	Control PCR/EDM controller as follows.			PCR/EDM・コントローラをTD信号のタイミングにしたがって、次のように制御する。	
		TD0 Set FRED. TD1 Reset FWRT & FRED. TD2 Set FMTR. TD3 Reset FMTR & FWR. TD4 Set FWRT & FWOS. TWE Set FRDS.	TD0 FREDをセットする。 TD1 FWRTとFREDをリセットする。 TD2 FMTRをセットする。 TD3 FMTRとFWRをリセットする。 TD4 FWRTとFWOSをセットする。 TWE FRDSをセットする。		プリンタ・ユニット・コントローラをTD信号のタイミングにしたがって、次のように制御する。	
$\overline{\text{ioc2}}$	1	Control printer controller as follows.			プリンタ・ユニット・コントローラをTD信号のタイミングにしたがって、次のように制御する。	
		TD0 Set FOSHT. TD1 Set FOSRS. TD2 Set FLR. TD3 Set FOSSH. TD4 Reset FLR. TWE Feed paper one space.	TD0 FOSHTをセットする。 TD1 FOSRSをセットする。 TD2 FLRをセットする。 TD3 FOSSHをセットする。 TD4 FLRをリセットする。 TWE 記録紙を1行送る。			

Signal	Level	Signal Description	信 号 説 明
ioc3	0	Transfer data of 1st & 2nd digit of AR to I/O device through D01 ~ D80.	D01 ~ D80 を通して, AR の 1 桁目と 2 桁目のデータを I/O (メモリ・ボックスは除く) に送る.
ioc6	1	Clear memory area by pressing [C] & then [ALL] at OPE mode or auto-clear at any mode.	次のときに, メモリ・エリアをクリアする. (1) OPE モードにおいて, [C] に続いて, [ALL] を押す. (2) オート・クリア
ioc7	1	Clear program area by pressing [C] & then [ALL] at LRN mode or auto-clear at any mode.	次のときに, プログラム・エリアをクリアする. (1) LRN において, [C] に続いて, [ALL] を押す. (2) オート・クリア
IRS		Transfer CGOUT1 & CGOUT2 signals to ROMCG or INST1 & INST2 signals to every chip except ROM.	(1) CGOUT1 と CGOUT2 信号を ROMCG に転送する. (2) INST1 と INST2 信号を LSI に転送する.
ISTD		Transfer INST2 signal to every ROM except ROMCG.	INST2 信号を ROMCG を除いた ROM に転送する.
KB1 KB2 KB3 KB4 KB10 KB20	0 0 0 0 0 0	Recall micro-program when any key is pressed or power is switched on.	キーを押したときまたは電源スイッチを ON にしたとき, マイクロ・プログラムを呼び出す.
KC	1	[C] signal.	C 信号
LHT	0	Transfer DT1 ~ DT35 signals to TPH.	DT1 ~ DT35 信号を TPH に送る.
LRD		Detect TPH at halt or buffer position.	TPH が基点または緩衝位置にいることを検出する.
LSTDTR	0	(1) Transfer CGOUT1 signal to 10-bit shift register in ROMCG and register's data to ROM0. (2) Transfer CGOUT2 signal to 10-bit shift register in ROM1 and register's data to ROM2.	(1) CGOUT1 信号を ROMCG 内の 10 ビット・シフト・レジスタに転送する. このレジスタ内の情報を ROM0 に送る. (2) CGOUT2 信号を ROM1 内の 10 ビット・シフト・レジスタに転送する. このレジスタ内の情報を ROM2 に送る.
LTD0 ~ LTD9		Basic timing pulses (See Page. 89)	基本タイミング信号 (89 頁参照)
MAG-ioc1	1	See ioc1 signal	ioc1 信号参照
MOTOR	0	Rotate EDM motor.	EDM のモータを回転する.
M+		Supply +9V voltage for motor PCR/EDM and for plunger of EDM.	PCR/EDM 内のモータ電源 (+9 V) EDM のプランジ電源


Signal	Level	Signal Description	信 号 説 明
OD		Output terminal of last bit of 10-bit shift register in ROMs.	ROM内10ビット・シフト・レジスタの10ビット目の出力端子
P	1	With S signal detect cut corner of magnetic card.	S信号を組み合わせて、マグ・カードの書き込み禁止を検出する。
PLUNGER	0	Activate plunger in EDM.	EDM内のプランジヤを動作する。
PHT	0	Common voltage of TPH.	TPHの駆動電源
PRS	1	Activate P solenoid to lower TPH for printing.	印字のとき、TPHをおろすため、Pソレノイドを動作させる。
PUC	0	Auto-clear.	オート・クリア
PUC+ioc6		See ioc6	ioc6 参照
PUC+ioc7		See ioc7	ioc7 参照
PUKC	0	(1) Auto-clear. (2) [C] pressed.	(1) オートクリア (2) [C] 信号
Pø1 ~ Pø4		Rotate stepping motor for paper feed.	紙送り用のステッピング・モータを回す。
QP	0	Execute micro-instruction.	マイクロ命令の実行
S	0	(1) Start write/read operation for magnetic card unit. (2) With P signal detect cut corner of magnetic card.	(1) 磁気カード・ユニット書き込み/読み出し演算スタート (2) P信号を組み合わせて、マグ・カードの書き込み禁止を検出する。
SENSING	0	Detect write/read start position of magnetic tape.	カートリッジの書き込み/読み出し演算のスタート位置検出
SPR1 SPR2		Designate jump address of micro-program.	マイクロ・プログラムの実行中、ジャンプアドレスを指定する。




Signal	Level	Signal Description	信 号 説 明
SCA1 SCA2	1 0	Recall micro-instruction from ROM0 ~ ROM6.	ROM0 ~ ROM6 からマイクロ命令を呼び出す。
SCAS		Transfer SCA1 & SCA2 signals to ROM0 ~ ROM6.	SCA1 と SCA2 信号を ROM0 ~ ROM6 に転送する。
SP		Clock pulse terminal of 10-bit shift register in ROMs. (See in1 signal)	ROM 内 10 ビット・シフト・レジスタのクロックパルス用端子 (in1 信号参照)
TD0 TD18 LTD0 LTD9 TWE		Basic timing pulses.	基本タイミング・パルス
TD12 TD17			
VCC		+5.0V	
VDD		+8.1 ~ +9.9V(Typ. +9.0V)	(Typ. は Typical の略で標準を表わす)
VGG		+6.75 ~ +8.25V(Typ. -7.5V)	
+VOP		+10.8 ~ +13.2V(Typ. +12.0V)	
-VOP		-10.8 ~ -13.2V(Typ. -12.0V)	
VPM		-5.4 ~ -6.6V(Typ. -6.0V)	
VTP		-3.6 ~ -4.4V(Typ. -4.0V)	
W	0	Change PCR/EDM to write state.	PCR/EDM を書き込み状態にセットする。
W-CLOCK		Write clock pulse.	書き込み用クロック・パルス
WRITE PROTECT		Detect whether possible to write or not for cartridge.	書き込みされたカートリッジを検出する。



書き込みされたカートリッジを換出する。






07L					
07U					
58L					
58U					
08L					
08U					
59L					
59U					
09L					
09U					


HD3543

HD3543

00-3758-9
x67-5146

20





(CHIP SELECT)

HD3543

X67-6035-02


HD3543

HD3543

HD3543

HD3543

Canon INC.
MADE IN JAPAN



HD3543

HD3543


0 2345 12345
123456789012

HD3543


HD3543

HD3543

7



X67-6035-02





888888888888
X67-6035-02


Canon INC.
MADE IN JAPAN

(F)

X67-603
88-370
88-376











X67-6036-03

FE 41430-1015-01

A


B I







INSTRUCTION	KEY	PRINT
+	+	+
-	-	-
×	×	×
÷	÷	÷
a^x	a^x	a^x
(	<input type="button" value("(""=""/>	(
)	)	)
=	<input "="" type="button" value="="/>	=
0 ~ 9	0 ~ 9	0 ~ 9
.	.	.
EXP	EXP	EXP
SIGN CHANGE	SC	SC
ENT	ENT	E
CE	CE	CE
$\sqrt{\quad}$	√	√
$\frac{1}{a}$	1/a	1/a
a^2	a^2	a^2
FIX ↑ nn	FIX nn ↑ 0 n n	FIX↑
FIX $\frac{1}{4}$ nn	FIX nn 1/4 0 n n	FIX $\frac{1}{4}$
FIX ↓ nn	FIX nn ↓ 0 n n	FIX↓
SM nn	SM nn n n	SM
RM nn	RM nn n n	RM
CM nn	CM nn n n	CM
ΣM nn	ΣM nn n n	ΣM
CM ALL	INST nn F 1	FL
RIGHT	RIGHT	R
LEFT	LEFT	L
INDIRECT	INDIRECT	IND
GO TO nn	GO TO nn n n	GT
IF ≠ 0 GOTO nn	IF GO TO nn ≠ n n	IFNE
IF ≥ 0 GOTO nn	IF GO TO nn ≥ n n	IF+
IF < 0 GOTO nn	IF GO TO nn < n n	IF-
IF ERROR GOTO nn	IF GO TO nn CE n n	IFE
IF ENT GOTO nn	IF GO TO nn ENT n n	IFER
FLAG nn	FLAG nn n n	FLG
SP nn	EP nn n n	SP
EP nn	SP nn n n	EP

INSTRUCTION	KEY	PRINT
GO TO SP nn	GO TO SP nn	PS
PRINT	PRINT Q	Q
LINE FEED	LINE FEED	LF
SPACE nn	SPACE nn	S
COL-PRINT nn	COL PRINT nn	COL
CHARACTER-PRINT	CHARACTER PRINT	CHA
SET ERROR DISABLE	INST nn F	FS
RESET ERROR DISABLE	INST nn F	FR
SET ERROR	INST nn F	FS
RESET ERROR	INST nn F	FR
NON OPERATION	INST nn	BO
sin	sin	SIN
cos	COS	COS
tan	tan	TAN
arc sin	arc sin	ASIN
arc cos	arc cos	ACOS
arc tan	arc tan	ATAN
to DEG	°	DEG
to DMS	arc °	DMS
e ^x	e ^x	e ^x
10 ^x	10 ^x	10 ^x
ln	ln	LN
log	log	LOG
n!	n!	PI
a	INST nn A	ABS
INTEGER	INST nn A	INT
FRACTION	INST nn A	FP
e	arc e ^x	E
π	arc arc	PI







N	KEY NO.	PART NO.	Q'TY	DESCRIPTION	REMARKS	REVISION	PRICE ()
		86-3243-01	1	KEYTOP, a^x	キートップ		
		86-3244-01	1	" , X	"		
		86-3245-01	1	" , $\vdots$	"		
		86-3246-01	1	" , $\sqrt{\quad}$	"		
		86-3247-01	1	" , $-$	"		
		86-3248-01	1	" , $+$	"		
		86-3249-01	1	" , $=$	"		
		86-3290-01	1	" , C	"		
		86-3291-01	1	" , C ALL	"		
		86-3301-01	1	" , START	"		
	37	86-3302-01	1	PAPER CUTTER	ペーパーカッター		
	38	86-3303-01	1	SHAFT, ROLL PAPER	ロール紙軸		
	39	86-3304-01	1	HOLDER	ホルダー		
	40	86-3305-01	1	HOLDER, POWER SUPPLY CARD	電源カード取付板		
	41	86-3306-01	1	CHASSIS, POWER SUPPLY	シャーシ		
	42	86-3312-01	1	BASE COVER	底カバー		
	43	86-3313-01	1	COVER, ROLL PAPER	ロールカバー		
	44	86-3318-01	2	SPRING	バネ		
	45	86-3319-01	1	"	"		
	46	86-3321-01	1	PLATE	メッシュ板		
	47	86-3322-01	1	ANGLE	止め板		
	48	86-3323-01	1	"	"		
	49	86-3324-01	1	FRAME	フレーム		
	50	86-3329-01	4	WASHER	座金		
	51	86-3330-01	1	HOLDER, ROLL PAPER	ロール紙ホルダー		
		86-3345-01	1	DUST COVER	ダストカバー		
	52	86-3348-01	1	ANGLE	取付板		
	53	86-3349-01	1	"	案内板		
	54	86-3350-01	2	PIN	緩ビス		
	55	86-3351-01	1	HOLDER, EDM TAPE DECK	取付板		
	56	86-3352-01	1	"	"		
	57	86-3353-01	1	HOOD, EDM TAPE DECK	カセットカバー		
	58	86-3354-01	1	LID, EDM TAPE DECK	フタ		
	59	86-3430-01	1	PLATE	プレート		
	60	86-3431-01	1	"	"		
		86-3518-01	1	SWITCH COVER	スイッチカバー	K	
	61	86-3523-01	2	PIN	止め釘		
	62	86-3524-01	1	PROGRAM TABLE, 100V	プログラムシート		
	63	86-3596-01	1	HEAT SINK	放熱板		
		86-3615-01	2	CORD HOLDER	コードホルダー	220V ONLY	
		86-3649-01	1	KEYTOP, a^x	キートップ		
		86-3650-01	1	" , $1/a$	"		
		86-3655-01	1	HOLDER, CORD BUSH	コードブッシュホルダー	220V ONLY	
		86-3656-01	1	CORD BUSH	コードブッシュ	"	
	64	86-3668-01	68	SPRING, KEY	バネ		
	65	86-3756-01	1	PROGRAM TABLE, EXC. 100V	プログラムシート		
	66	86-3781-01	4	DAMPER, KEY	ダンパー		
		86-3785-01	1	BRACKET	止め板	220V ONLY	
	67	86-3802-01	1	BACK PLATE	背面板		
	70	88-3694-01	1	KEYBOARD BLOCK	キーボードブロック		
	71	88-3762-01	1	MOTHER BOARD UNIT	基板ユニット		
	75	89-3773-01	72	KEY SHAFT	キー軸		
	78	96-9473-01	1	NAME PLATE	ネームプレート		
	79	96-9474-01	1	RATING PLATE, 100V	定格銘板		

N	KEY NO.	PART NO.	Q'TY	DESCRIPTION	REMARKS	REVISION	PRICE()
*	79	96-9475-01	1	RATING PLATE, 115VUL	定格銘板		
*	79	96-9476-01	1	" , 220V	"		
*	79	96-9477-01	1	" , 240V	"		
*	79	96-9478-01	1	" , 115V	"		
	82	X61-0042-01	4	PUSH SWITCH	押しスイッチ		
	83	X61-0050-01	1	SLIDE SWITCH 5P	スライドスイッチ		
	84	X61-0060-01	1	" 3P	"		
	85	X61-1377-01	1	POWER TRANSFORMER 100V	電源トランス		
	85	X61-1378-01	1	" 115VUL	"		
	85	X61-1379-01	1	" 220V, 240V, 115V	"		
		X61-3036-01	1	CRYSTAL OSCILLATOR	水晶発振器	01	
	86	X61-5072-01	1	RECEPTACLE, EXCEPT 220V	リセプタクル		
		X61-9041-01	1	POWER SUPPLY CORD 100V, 115V	電源コード		
		X61-9042-01	1	" 115VUL	"		
		X61-9044-01	1	" 240V	"		
		X61-9053-01	1	" 220V	"		
	90	X62-0018-01	1	ROTARY SWITCH	ロータリースイッチ		
	91	X62-0606-01	70	REED SWITCH	リードスイッチ		
	92	X62-0812-01	1	POWER SUPPLY SWITCH, EXC. 220V	電源スイッチ		
	92	X62-0898-01	1	" , 220V	"		
		X62-1535-01	1	FILTER CHOKE COIL 100UH	ケョークコイル	PB	
	93	X62-5793-01	2	CONNECTOR 56P	コネクタ		
		X62-5992-01	2	" 5P FEMALE	"	PA	
		X62-6982-01	6	FUSE HOLDER	ヒューズホルダー	PA	
		X62-8707-01	3	FILM CONDENSER 50V 0.01UF	フィルムコンデンサ	01, 03	
		X62-8724-01	3	" 400V 0.01UF	"	03	
		X62-8735-01	2	" 50V 0.1UF	"	03	
		X62-8764-01	1	CERAMIC CONDENSER 400V 0.1UF	セラミックコンデンサ	PB(100, 115V)	
		X62-8805-01	9	TANTALUM CONDENSER 20V 2.2UF	タンタルコンデンサ	01, 03	
		X62-8854-01	2	" 15V 4.7UF	"	01	
		X62-9274-01	2	FUSE 5A	ヒューズ 5A	PA	
		X62-9275-01	2	UL FUSE 5A	ヒューズ UL 5A	PA	
	94	X62-9445-01	3	CONNECTOR 56P	コネクタ		
	95	X62-9462-01	2	" 36P	"		
	96	X62-9477-01	3	" 30P	"		
	97	X62-9478-01	1	" 44P	"		
	98	X62-9479-01	1	CONNECTOR 72P	コネクタ		
	99	X62-9916-01	2	" 5P, MALE	"		
		X63-2010-01	1	CERAMIC CONDENSER 50V 100PF	セラミックコンデンサ	01	
		X63-2011-01	2	" 150V 1000PF	"	PB (115VUL)	
		X63-2012-01	20	" 50V 4700PF	"	01, 02, 03	
		X63-2015-01	1	" 50V 68PF	"	01	
		X63-2018-01	2	" 240V 1000PF	"	PB(100, 240, 115V)	
		X63-2022-01	1	CERAMIC CONDENSER 50V 1000PF	セラミックコンデンサ	03	
		X63-2026-01	1	" 50V 330PF	"	01	
		X63-2052-01	2	" 50V 2200PF	"	01, 02	
		X63-2077-01	3	" 250V 1000PF	"	PB (220V)	
		X63-3080-01	3	CHEMICAL CONDENSER 25V 1000UF	ケミカルコンデンサ	PB	
		X63-3119-01	1	" 25V 470UF	"	PB	
		X63-3186-01	2	" 25V 100UF	"	03	
		X63-3212-01	1	" 25V 4.7UF	"	01	
		X63-3217-01	1	" 16V 470UF	"	PB	
		X63-3228-01	5	" 16V 33UF	"	02	

N	KEY NO.	PART NO.	Q'TY	DESCRIPTION	REMARKS	REVISION	PRICE()
		X63-3253-01	12	CHEMICAL CONDENSER 16V 33UF	ケミカルコンデンサ	01,02,03	
		X63-3265-01	7	" 16V 10UF	"	PA	
		X63-3266-01	1	" 25V 10UF	"		
	105	X63-3366-01	1	" 16V 3300UF	"		
	106	X63-3381-01	1	" 25V 4700UF	"		
		X64-0148-01	1	CARBON RESISTOR 620 OHM T1/4W	炭素被膜固定抵抗器	01	
		X64-0165-01	3	" 10 OHM T1/4W	"	01,02	
		X64-0244-01	1	" 470 OHM T1/8W	"	PA	
		X64-0248-01	1	" 100 OHM T1/8W	"	01	
		X64-0627-01	1	" 560 OHM T1/8W	"	01	
		X64-0669-01	2	" 27K OHM T1/8W	"	01	
		X64-0828-01	40	" 1K OHM T1/8W	"	01,02,03	
		X64-0829-01	2	" 1.8K OHM T1/8W	"	01,03	
		X64-0830-01	2	" 2.7K OHM T1/8W	"	01	
		X64-0831-01	4	" 3.3K OHM T1/8W	"	PA	
		X64-0832-01	75	" 5.6K OHM T1/8W	"	01,02,03	
		X64-0833-01	106	" 10K OHM T1/8W	"	01,02,03	
		X64-0834-01	43	" 22K OHM T1/8W	"	01,03	
		X64-0853-01	1	CARBON RESISTOR 4.7K OHM T1/8W	炭素被膜固定抵抗器	PA	
		X64-0855-01	3	" 2.2K OHM T1/8W	"	01,03,PA	
		X64-0865-01	2	" 1.5K OHM T1/8W	"	03	
		X64-0873-01	1	" 18K OHM T1/8W	"	03	
		X64-0880-01	6	" 220 OHM T1/8W	"	01	
		X64-0889-01	7	" 750 OHM T1/8W	"	01	
		X64-0891-01	5	" 39K OHM T1/8W	"	01	
		X64-2508-01	1	SOLID RESISTOR 100K OHM T1/8W	ソリッド抵抗器	01	
		X64-4316-01	4	VARIABLE RESISTOR 1K OHM (B)	可変抵抗器	PA	
		X64-4497-01	1	" 25K OHM (B)	"	01	
		X64-9062-01	8	CARBON RESISTOR 220 OHM T1/2W	炭素被膜固定抵抗器	01	
		X64-9094-01	1	" 390 OHM T1/8W	"	03	
		X65-5027-01	12	DIODE V03E	ダイオード	PR	
		X65-5032-01	117	" 1S1588	"	01,02,03,PA	
		X65-5090-01	10	TRANSISTOR 2N5447	トランジスタ	01,PA	
		X65-5243-01	1	ZENER DIODE RD9A	シリコンダイオード	PA	
	110	X65-5265-01	7	LED HE1105	LED		
		X65-5353-01	1	ZENER DIODE FQR01-09	シリコンダイオード	PA	
		X65-5359-01	1	ZENER DIODE AWO-20	シリコンダイオード	PA	
		X65-5360-01	1	" FQA01-10S	"	PA	
	111	X65-5434-01	19	LED GL-91AR1	LED		
		X65-6044-01	9	TRANSISTOR 2SC641	トランジスタ	01,03	
		X65-6143-01	2	" 2SA673	"	PA	
		X65-6171-01	5	" 2SA671	"	PA	
		X65-6174-01	4	" 2SC1213	"	03	
	112	X65-6212-01	4	" 2SC1061	"		
		X65-7011-01	8	TTL IC SN7400	TTL IC SN7400	01,03	
		X65-7095-01	1	MOS IC HD3104	MOS IC HD3104	01	
		X65-7142-01	14	TTL IC SN7404	TTL IC SN7404	01,03	
		X65-7143-01	3	" SN7410	" SN7410	01,02	
		X65-7144-01	3	" SN7420	" SN7420	01,03	
		X65-7145-01	11	" SN74107	" SN74107	01,03	
		X65-7159-01	4	" SN7402	" SN7402	01,03	
		X65-7161-01	2	" SN7408	" SN7408	01,03	
		X65-7162-01	3	" SN7430N	" SN7430N	01	
		X65-7163-01	4	" SN7437	" SN7437	01,02	
		X65-7166-01	7	" SN74123	" SN74123	01,03	
		X65-7179-01	21	" SN7426	" SN7426	01,02	

N	KEY NO.	PART NO.	Q'TY	DESCRIPTION	REMARKS	REVISION	PRICE ()
		X65-7192-01	2	TTL IC SN75491	TTL IC SN75491	01	
		X65-7193-01	3	" SN75492	" SN75492	01	
		X65-7223-01	1	IC KN6270	IC KN6270	01	
		X65-7239-01	1	MOS IC HD3283	MOS IC HD3283	01	
		X65-7244-01	4	TTL IC SN7403	TTL IC SN7403	03	
		X65-7246-01	7	" SN7495	" SN7495	01,02,03	
		X65-7251-01	2	" SN7405	" SN7405	01,02	
		X65-7280-01	2	IC MH0026CN	IC MH0026CN	01,02	
		X65-7311-01	2	MOS IC HD3103	MOS IC HD3103	01	
		X65-7362-01	1	MOS LST HD3541 (CONTROL)	MOS LST HD3541	01	
		X65-7363-01	1	" HD3542 (DATA)	" HD3542	01	
		X65-7364-01	9	" HD3543 (SHIFT R.)	" HD3543	01,02	
		X65-7365-01	1	" HN35401 (ROM)	" HN35401	01	
		X65-7366-01	1	" HN35402 (")	" HN35402	01	
		X65-7367-01	1	" HN35403 (")	" HN35403	01	
		X65-7368-01	1	" HN35404 (")	" HN35404	01	
		X65-7369-01	1	" HN35405 (")	" HN35405	01	
		X65-7370-01	1	" HN35406 (")	" HN35406	01	
		X65-7390-01	1	" HN35409 (")	" HN35409	01	
		X65-7391-01	1	" HN35408 (")	" HN35408	01	
		X66-6610-01	1	UL FUSE 3A	ヒューズ UL	PA	
		X66-6611-01	1	FUSE 3A	ヒューズ	PA	
	115	X71-2501-01	4	PAD, RUBBER	ゴム足		
	116	X71-9417-01	1	EDM TAPE DECK	テープデッキ		
	117	X71-9496-01	4	PAD, RUBBER	ゴム足		
A		X06-300605	11	SCREW, PH3x6	ナットネジ		
B		X06-300805	4	" PH3x8	"		
		X06-301605	2	" PH3x16	"		
		X06-301805	2	" PH3x18	"		
		X06-400603	1	" PH4x6	"		
C		X06-400807	6	" PH4x8	"		
D		X07-300607	13	SCREW, BH3x6	ナットバインドネジ		
E		X07-300807	2	" BH3x8	"		
F		X07-301207	10	" BH3x12	"		
G		X07-400807	8	" BH4x8	"		
H		X16-230405	4	SCREW, PH2.3x4	ナットネジ		
J		X16-230605	4	" PH2.3x6	"		
K		X16-260505	12	" PH2.6x5	"		
L		X16-260508	8	" PH2.6x5	"		
M		X32-102627	8	SPRING WASHER	スプリングワッシャー		
N		X32-104027	4	"	"		
O		X32-301307	10	WASHER, PLAIN	平ワッシャー		
P		X32-401242	2	WASHER, RETAINING	留止ワッシャー		
Q		X36-230507	2	SCREW, TAPPING PH2.3x5	1ベタネジ		
R		X36-260505	3	" PH2.6x6	"		
S		X36-260805	50	" PH2.6x8	"		
T		X36-300605	11	" PH3x6	"		
U		X50-300605	23	SCREW WITH WASHER PH3x6	ワッシャー付ナットネジ		
V		X50-300805	6	" PH3x8	"		
W		X50-400605	17	" PH4x6	"		
X		X50-400805	1	" PH4x8	"		

N	KEY NO.	PART NO.	Q'TY	DESCRIPTION	REMARKS	REVISION	PRICE()
Y		X71-5271-01	1	SCREW, TAPPING PH4x6	イベタビソネジ		

* DENOTES NEW PART

SYMBOLS ON REMARKS COLUMN DENOTE AS FOLLOWS,

01: 01 CARD UNIT


02: 02 CARD UNIT

03: 03 CARD UNIT

PA: POWER SUPPLY CARD UNIT (A)

PB: POWER SUPPLY CARD UNIT (B)

K: KEYBOARD



[illegible]

CHARACTER KEYS

A	F	K
---	---	---

B	G	L
-----	-----	-----

C	H	M
---	---	---

D	I	N
-----	-----	-----

E	J	O
-----	-----	-----

P	Q	R

S	T	U
V		Y
W	X	Z

	?	
--	---	--

(	#	%
---	---	---

)	+	SPACE
---	---	-------

*	-	FEED
---	---	------

!	\$	&
---	----	---

CHARACTER KEYS (海外)

A 子	F =	K 亡
-----	-----	-----

B ッ	G ヌ	L フ
-----	-----	-----

C	T	H	N	M	A
---	---	---	---	---	---

D	ト	I	工	N	木
---	---	---	---	---	---

E	J	C
---	---	---

P≡	Q△	R×
7✱	8ク	9ケ
4エ	5オ	6カ
1ア	2イ	3ウ
0	1	

S E	T ヤ	U ユ
V ヨ	: コ	Y ル
W ラ	X リ	S O
		Z レ
		S I

	?	?
--	---	---

→サ	Σ	□	i	0
----	---	---	---	---

くシ	¥	ワ	SPC.SPC
----	---	---	---------

=ス	9	ン	LF, LF
----	---	---	--------

>セ	h11	④5
----	-----	----

1952年11月11日

KEYBOARD LAYOUT

KEY COMBINATIONS FOR CERTAIN FUNCTIONS

$\sin^{-1}$	arc	sin	e	arc	e ^x
$\cos^{-1}$	arc	cos	π	arc	arc
$\tan^{-1}$	arc	tan	FRACTION	INST	B 7
$a^{x/y}$	arc	$a^{x/y}$	INTEGER	INST	B 8
FIX $\downarrow$	FIX	9	ABSOLUTE VALUE	INST	B 6
FIX $5/4$	FIX	5	CMALL	INST	F 1
FIX $\uparrow$	FIX	0	NON OPERATION	INST	0 0
IF ≥ 0 GOTO	IF GOTO	+	SET ERROR DISABLE	INST	F 9
IF $\neq 0$ GOTO	IF GOTO	=	RESET ERROR DISABLE	INST	F 7
IF < 0 GOTO	IF GOTO	-	SET ERROR	INST	F 5
IF ENT GOTO	IF GOTO	ENT	RESET ERROR	INST	F 3
IF ERROR GOTO	IF GOTO	CE			

TABLE OF CHARACTER CODE

	0n	1n	2n	3n	4n	5n	6n	7n	8n	9n	an	bn	cn	dn	en	fn
m0			SP	0	@	P					SP	1	9	3		
m1			!	1	A	Q					0	7	4	6		
m2			0	2	B	R					1	5	8	7		
m3			#	3	C	S					2	6	1	0		
m4			\$	4	D	T					3	5	2	9		
m5			%	5	E	U					4	6	3	8		
m6			&	6	F	V					5	7	4	1		
m7			X	7	G	W					6	8	5	2		
m8			(	8	H	X					7	9	6	3		
m9			)	9	I	Y					8	0	7	4		
ma	C/R		*	:	J	Z					9	1	8	5		
mb			+	-	K	Σ					0	2	9	6		
mc			<	L	#						1	3	0	7		
md			=	M	g						2	4	1	8		
me			.	>	N	h					3	5	2	9		
mf			/	?	0	i					4	6	3	8		

