



TEXAS INSTRUMENTS
INCORPORATED

SR-52 AND SR-52A
TROUBLESHOOTING GUIDE

SR-52 AND SR-52A

TROUBLESHOOTING GUIDE

by

Jim Johnson
Kevin Hines
Donna Davis

Don Young

Section 1

GENERAL DESCRIPTION

PURPOSE

The purpose of this manual is to describe the operational theory of the SR-52 and SR-52A and to give guidance in its repair.

Section 2

SR-52 and SR-52A THEORY OF OPERATION

GENERAL

The SR-52 and SR-52A electrically can be broken into nine individual sections. They are:

1. Power Supply
2. Clock
3. MOS
4. Keyboard
5. Display Interface
6. Motor Control
7. Card Sensor Input
8. Magnetic Read/Write Mechanism

A block diagram of the SR-52 and SR-52A show the relationship between the individual sections. A discussion on the theory of operation will be given on the circuit analysis of each of the nine sections.

APPENDIX

1. Board Layout SR-52 Rev. A through C Board
2. Board Layout SR-52 Rev. D through J
3. Board Layout SR-52 Rev. L
4. Board Layout SR-52A
5. Schematic SR-52 Rev. D through L
6. Schematic SR-52A
7. Waveforms SR-52 and SR-52A
8. Repair Parts List SR-52
9. Repair Parts List SR-52A

SR-52 POWER SUPPLY

The SR-52 uses a switching regulator power supply to convert the battery voltage (-3.3 to 4.2 VDC) to the necessary operating voltages of the calculator (-10 VDC and -16 Volts). The batteries are charged by an AC charging circuit. The charging circuit consists of CR5, 6, 7, and 8 which forms a full wave bridge rectifier. R1 limits the charge current through the batteries when the calculator is turned off to approximately 150 mA.

The switching regulator portion of the power supply consists of a free running oscillator, and output rectifier and filter, voltage doubler and a regulator circuit.

The free running oscillator is made up of R1, R4, C1, CR9, CR12, T1, Q1, and Q2. When power is applied to the circuit, Q1 is turned off and Q2 is in saturation. The current flowing through T1 increases until it is limited by Q2. When the current through T1 ceases to increase, the voltage across T1 reverses, saturating Q1, (C1 acts as a short circuit when the voltage on T1 reverses) and turns Q2 off. When the stored energy in T1 is expended, Q1 turns off and Q2 is again saturated, and the process starts over. Note that when CR12 is reversed biased, it acts as a capacitor for faster turn on of Q1 and CR9 protects the base emitter junction of Q1 from reverse voltage spikes.

The output rectifier CR19 converts the stored energy from T1 to DC voltage which is then filtered by C2 to create Vdd. The voltage doubler (C3, C4, CR14, and CR15) adds to Vdd to create Vgg.

The regulator circuit consists of CR10 and CR11 and R2. When the output voltage, Vdd exceeds the combined forward bias voltages of CR10 and CR11, current flows through the base of Q1 turning it on (The base current is limited by R2). Therefore, the circuit is voltage regulated.

Vss	0 Volts	0 Volts	-Vbatt	-4.3	-	-3.3
Vgg	-16.3	-15.3	Vdd	-10.5	-	-9.5

SR-52A POWER SUPPLY

The SR-52A uses a power supply module to convert the battery voltage (-3.3 to -4.2 VDC) to the necessary operating voltages of the calculator (-10 volts and -16 volts). The batteries are charged by an AC charger and charging circuit.

CHARGING CIRCUIT

The charging circuit consists of CR5, 6, 7, & 8, BP-1 and R1. The full wave bridge (CR5, 6, 7, & 8) converts the AC voltage supplied by the AC charger (AC9130A) to DC. Resistor R1 limits the charge current through the batteries (BP-1) when the calculator is turned off to approximately 150 mA.

POWER SUPPLY PARAMETERS

PARAMETER	MIN (Volts)	NOM (Volts)	MAX (Volts)
VSS	-	0	-
V-Bat	-4.3	-3.75	-3.3
VDD	-10.5	-10.0	-9.5
VGG	-15.3	-15.8	-15.3

SR-52 CLOCK GENERATOR

A two phase clock, necessary to drive the SR52 logic, is generated by U10. U10 is a bipolar integrated circuit to produce the two phase clock. The ceramic resonator Z1 resonates at a frequency of 384 KHz $\pm 1\%$, which establishes a stable frequency source for the clock circuit. U10 divides the 384 KHz by two to produce a 192 KHz $\pm 1\%$ two phase clock with a 20% downtime. R5, R6, C5, and C6 condition the wave form from Z, to produce the proper clock downtime. R16 and C7 filter VBatt to isolate U10 from power supply noise, and R21 prevents U10 from locking up during the power sequence. U11 conditions the clock signals to properly drive the MOS chips.

SR-52A CLOCK GENERATOR

The two phase clock necessary to drive the SR-52A logic is generated by the 534. The ceramic resonator, Z1, resonates at a frequency of 384 KHz \pm 1% which establishes a stable frequency source for the clock circuit. The 534 divides the 384 KHz by two to produce a 192 KHz \pm 1% two phase clock with a 20% downtime. U10 (TP0190) conditions the clock signals to properly drive the MOS chips.

SR-52A MOS

The MOS chip set consists of seven MOS devices. They are:

- 1) ARITHMETIC LOGIC CHIP (TMC501)
 - 2) SCOM (TMC0534) - Scanning Read Only Memory
 - 3) Two BROM's (TMC0562 & TMC0563) - Bare Read Only Memories
 - 4) Two MULTI-REGISTER CHIPS (TMC0599)
 - 5) MAG. I/O CHIP (TMC0595)
- 1) ARITHMETIC LOGIC CHIP (TMC0501E)

The arithmetic logic chip, U1, performs the required mathematical operations using instructions from the SCOM and BROM's. The I/O, IRG, IDLE, and EXT lines are the communication links between the drivers. The arithmetic logic chip also receives instructions from the keyboard on its K lines and drives the display segments with the S (A-H) and DPT lines.

- 2) SCOM (TMC0534)

The SCOM (U2) consists of a 13K word ROM used to store necessary functions used by the arithmetic logic chip. The SCOM also creates the display digit select signals (D-lines) and contains a special ROM which stores constants used in logarithmic and trigonometric functions. In addition to the above, the 534 also generates the 2 phase clock pulses that are necessary to drive the MOS chips.

- 3) BROMs (TMC0562, 0563)

Each BROM (U3 & U4) provides a ROM extension of 1024 words for the SCOM, and uses the IRG, IDLE, and EXT lines to communicate with the SCOM and arithmetic logic chip. They also control motor turn on and turn off & also the power up clear.

- 4) MULTI-REGISTER CHIP (TMC0599)


The multi-register chips (U5 & U6) provide program storage and user memory storage. Each chip has 30 storage registers capable of storing 1920 bits of data.

5) MAG I/O CHIP (TMC0595)

The Mag I/O chip (U7) provides the interface between the four track magnetic card read/write mechanism and the arithmetic logic chip. Communications between the Mag I/O chip and arithmetic logic are carried on the IDLE, EXT, and IRG signal lines. The Mag I/O chip also conditions the signals to and from the magnetic card read/write mechanisms (e.g., motor, CSI, lamp, & CH1-4) to make them compatible with MOS logic levels.

KEYBOARD


The keyboard is a simple switch matrix which connects a D-line signal from the SCOM chip to a K-Line input on the arithmetic logic chip when a key is pressed. Figure 2.4 shows the keyboard matrix with the approximate D and K-line connections for each valid instruction.



DISPLAY INTERFACE CIRCUIT

The display is a fourteen digit, common cathode seven segment display. Each digit is driven by a D-line signal buffered by U8 or U9, and the segments are driven by the arithmetic logic chip such that the appropriate segments are turned on during each digit time.


DISPLAY 1500869



MOTOR DRIVE CIRCUIT

The motor drive circuit is a constant voltage circuit capable of driving the magnetic program card at a constant speed across the magnetic head (3.8 IPS nominal). When the calculator is instructed to read or write (keyboard entry) and the program card is slipped into the read/write mechanism, the card sense switch is opened and contact is broken between D-10 and U1 pin 10. When this occurs U7 pin 9 which is normally at VDD, switches to VSS. Resistors R7 and R9 constitutes a voltage divider which sets up the motor voltage.

- 1) As the value of R2 increases, the base of Q1 becomes more negative. Since Q1 is a PNP transistor, if the base of Q1 becomes more negative the collector becomes more positive.
- 2) If the base of Q2 becomes more positive, Q2 turns on harder trying to reach -VBatt. Result: Motor speed increases.
- 3) As the value of R2 decreases, the base of Q1 becomes more positive, the collector of Q1 becomes more negative. Since Q2 is a PNP transistor, Q2 is trying to turn off or trying to reach VSS. Result: Motor speed decreases.
- 4) As you increase R2, Q1 turns on, turning Q2 on, increasing motor speed. As you decrease R2, Q1 turns off, turning Q2 off, decreasing motor speed.




Motor Drive Circuit

CARD SENSOR INPUT SENSOR

The card sensor input (CSI) circuit's purpose is to instruct the mag I/O interface chip (U7) that the program card is under the magnetic head (A1) and in the case of writing a program, that the correct card is being programmed (file protect). Under normal calculator operating conditions the motor is turned off and therefore, no current flows through the light emitting diode (LED) portion of SDA1 and no light is emitted. With no current flowing through the sensor transistor of the SDA1, Q3 is turned on and U7 (pin 10) is held at VDD.

When the calculator is instructed to read or write (keyboard entry) and the program card is slid into the calculator the motor turns on and current flows through the LED - R9 limits the current through the LED. Since the sensor uses reflected light, the current through the sensor transistor is still approximately zero (less than $1\mu A$) until the leading edge of the program card passes under the sensor. When the program card is under the sensor the sensor transistor conducts current which turns off Q3, drawing U7 pin 10 to VSS. Because of sensitivity variations from one sensor to another, R5 is required to properly bias Q3 allowing the circuit to discriminate between a reflective portion of the program card and a non-reflective portion. R7 & the sensor transistor set up a variable current divider supplied by the current flowing through R5 to allow the necessary guard band between Q3 in saturation and in cut off. CR11 biases Q3 by limiting the base current to no more than $2.5\mu A$.



MAGNETIC READ/WRITE MECHANISM

Information transfer between the calculator and the program card is accomplished by the magnetic read/write mechanism. The mechanism consists of a four track magnetic tape head, a normally closed switch and a card drive mechanism.

The magnetic head is driven by four three-state buffers on U7 which allows the MOS to both read and write a magnetic card. The output of the magnetic head (each track) when reading is a series of pulses with alternating polarity approximately six to eight mV peak. The write signal out of the MOS is a square wave switching between approximately VSS and VDD. In both the read and write case, the frequency of the pulses/square wave varies depending upon the particular program (to include no signal on one or two tracks). The magnetic head is oriented such that track one is closest to the edge of the card. The magnetic read/write mechanism has a pressure pad which maintains contact between the magnetic head and the program card. Because the magnetic surface of the card must be in contact with the head throughout reading and writing, it is imperative that the pressure pad is functioning properly.

The card speed is set at 3.8 inches per second (IPS). The calculator will function at a card speed of 3.3 IPS to 4.3 IPS. At any speed below 3.3 IPS, the magnetic head can generate the required output voltage to drive the TMS0595. At any speed above 4.3 IPS, the write length exceeds the length of the card. (It should be noted that the card speed increases during use.) A set up procedure for the card speed is given on the following page.


- 1) Set motor voltage to voltage written on magnetic head.
- 2) Write on a blank card with all zeros (erase card first).
- 3) Spray card with magnetic tape track developer (mag view).
- 4) Measure recording length - it should be between 1.80 to 2.20 inches.
- 5) If out of this range, adjust R7 and repeat steps 2), 3), & 4).
- 6) When speed is within specification, correct voltage written on the magnetic head to read the set voltage.
- 7) Install bottom case and repeat steps 2), 3), & 4). If out of specification return to step 1) and start over.


REFERENCE CIRCUIT

In the TMC0595 I/O chip, to read and write properly, the voltage U7 pin 18 must be maintained within a tight tolerance. This is done by using a reference circuit to set up the threshold voltage for the sense amps in the 595.

When the voltage at U7 pin 11 is at Vdd, Q5 is biased off and the voltage at U7 pin 18 floats at approximately the Zener voltage to maintain a small charge on the feedback capacitors. (C9, C10, C11, C12) When the motor is turned on, the voltage at U7 pin 11 switches from Vdd to Vss. Qt saturates, and 20 mA flows through the Zener (CR17), setting up the proper reference voltage at U7 pin 18. The reference voltage, and therefore the Zener value, depend upon the 595 revision.

Revision	VRef	Zener	R13*
TMC0595-B	5.1 \pm 5%	1N751A	240
TMC0595-C	3.3 \pm 5%	1N756A	330
TMC0595-D	-Vbatt	Remove CR17, Q5, R13, R15, R19, and short -VB to -Vbatt	







SR-52A BLOCK DIAGRAM

SR-52 WAVEFORMS


KR LINE-SWITCH CLOSED




KR LINE-CARD INSERTED




KR LINE-SWITCH OPEN




K- LINE



\emptyset_1









\emptyset_2





DJD

SR-52 WAVEFORMS





DJD

SR-52 WAVEFORMS




DJD







SR-52 Rev. A through C - COMPONENT LAYOUT



SR-52 Rev. D through J - COMPONENT LAYOUT



SR-52 Rev. L - COMPONENT LAYOUT



SR-52A COMPONENT LAYOUT

BILL OF MATERIAL LISTING

10/18/76

SD.DB107.LUB

PAGE 1

Y330

LOWEST RUN AFFECTED:

BILL OF MATERIAL LISTING

10/18/76

SD,DB107,LUB

PAGE 2

LOWEST RUN AFFECTED:

BILL OF MATERIAL LISTING											10/18/76			
SD.DB107.LUB											PAGE 3		Y330	
LOWEST RUN AFFECTED: _____														
PROJ	PARENT PART NUMBER	MC	REV LTR	PART DESCRIPTION	PART TYPE	CYCLE TIME	ORD POL	PLAN OVG %	KIT DEL	WORK MADE ON	WOMO BLOCK	IDENT	DIST CODE	
5000	1220448-8900			SR-52	A	1.0		0.0	390	4100	186	WARRAN TY	H LUB	
	*****							*****	*****	*****	*****	*****	*****	
QTY	PER	ITM S	PART NUMBER MC	DESCRIPTION	UM	P	CREDIT	WOMO	EQV TI PT NO	DEL	OPER	EXT		
.150	41	1220811-0003	HD MTG ASY	EA	P	02-5000							\$1	
.025	42	1500773-0125	RES 1M	EA	P	02-5000							\$	
.050	43	1220442-0001	DECAL INSTR	EA	P	02-5000							\$	
.025	44	1500789-0002	RECEPTACLE	EA	P	02-5000							\$	
.003	45	1010782-0001	ADHESIVE	EA	P	10-0109							\$	
.050	46	1220474-0001	DR MOT/GEAR	EA	P	02-5000							\$	
.050	47	1020010-0001		EA	P	02-5000							\$	
41 LINES		END OF REPORT		<-- SUB-ITEM NOTES -->							TOTAL		\$4	

BILL OF MATERIAL LISTING											10/18/76			
SD.DB107.LUB											PAGE 1		Y330	
LOWEST RUN AFFECTED: _____														
PROJ	PARENT PART NUMBER	MC	REV LTR	PART DESCRIPTION	PART TYPE	CYCLE TIME	ORD POL	PLAN OVG %	KIT DEL	WORK MADE	ORD ON	WOMO BLOCK	IDENT	DIST CODE
5000	1220449-8900			SR52A	A	.5		0.0	393	4100	110	WARRAN TY	H	LUB
		*****						*****	*****	*****	*****	*****	*****	*****
QTY	PER	ITM S	PART NUMBER MC	DESCRIPTION	UM	P	CREDIT	WOMO	EQVTI PT NO	DEL	OPER	EXT		
.020		1	1500528-0001	DIODE, RECT	EA	P	02-5000							\$.00
.005		2	1500575-0001	DIODE, PG1992	EA	P	02-5000							\$.00
.050		3	1500502-0009	DIODE 1N754	EA	P	02-5000							\$.00
.100		4	1500502-0015	IN746A DIODE	EA	P	02-5000							\$.00
.010		5	1500628-0053	CAP 47UF 6V	EA	P	02-5000							\$.00
.100		6	1220439-0001	BATTERY CONTACT	EA	P	02-5000							\$.00
.130		7	1500924-0001	MOS TMC501E	EA	P	02-5000							\$.29
.078		8	1501129-0001	MOS TMC 534	EA	P	02-5000							\$.12
.100		9	1500926-0001	MOS TMC0562C	EA	P	02-5000							\$.14
.100		10	1500925-0001	MOS TMC0563B	EA	P	02-5000							\$.14
.136		11	1500897-0002	MOS TMC0595D	EA	P	02-5000							\$.37
.100		12	1500896-0001	MOS TMC599D	EA	P	02-5000							\$.21
.050		13	1501061-0001	IC, SN97311	EA	P	02-5000							\$.02
.050		14	1500874-0001	IC 4011A	EA	P	02-5000							\$.01
.150		15	1501062-0001	XISTOR	EA	P	02-5000							\$.01
.150		16	1501152-0001	XISTOR A5T3711	EA	P	02-5000							\$.01
		.150	17	1501091-0001	XISTOR	EA	P	02-5000						\$.01

BILL OF MATERIAL LISTING

10/18/76

SD,DB107,LUB

PAGE 2

Y330

LOWEST RUN AFFECTED:

BILL OF MATERIAL LISTING

10/18/76


SD,DB107,LUB

PAGE 3








LOWEST RUN AFFECTED:

BILL OF MATERIAL LISTING											10/18/76			
SD.DB107.LUB											PAGE 4		Y330	
LOWEST RUN AFFECTED: _____														
PROJ	PARENT PART NUMBER	MC	REV LTR	PART DESCRIPTION	PART TYPE	CYCLE TIME	ORD POL	PLAN OVG %	KIT DEL	WORK MADE	ORD ON	WOMO BLOCK	IDENT	DIST CODE
5000	1220449-8900			SR52A	A	.5		0.0	393	4100	110	WARRAN TY	H	LUB
	*****							*****	*****	*****	*****	*****	*****	*****
QTY	PER	ITM S	PART NUMBER MC	DESCRIPTION	UM	P	CREDIT	WOMO	EQVTI PT NO	DEL	OPER	EXT		
.020		54	1220437-0001	KEYBOARD SUPT	EA	P	02-5000							\$
.001		55	1020290-0001	WINDOW	EA	P	02-5000	900						\$
.050		56	1220436-0001	SR52 BOT CASE	EA	P	02-5000							\$
.100		57	1020093-0002	BLACK FEET	EA	P	10-0109							\$
.100		58	1220442-0001	DECAL INSTR	EA	P	02-5000							\$
56 LINES		END OF REPORT		<-- SUB-ITEM NOTES -->								TOTAL	\$6	

KEY BOARD 1220433







DISPLAY 1500 869




REVISONS

ZONE	LTR	DESCRIPTION	DATE	APPROVE
A		ECN B22199 D. M. 5-17-76 (1) REVISED SENSOR CIRCUIT PER ECN Q1 VALUES FOR C2- C5 WERE .01uF 3) R1 WAS 15Ω (4) ADDED PIN #7 TO POWER SUPPLY MODULE	5-17-76	CD








-2	-1	ITEM NO	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	REMARKS
QTY REQD					
PARTS LIST					
<p>UNLESS OTHERWISE SPECIFIED • DIMENSIONS ARE IN INCHES • TOLERANCES ANGLES = 3 PLACE DECIMALS = 2 PLACE DECIMALS = • DIMENSIONING IN ACCORDANCE WITH ANSI Y14.5</p> <p>MATERIAL:</p> <p>1013811 094</p> <p>NEXT ASSY PRODUCT</p> <p>APPLICATION</p>			DWNR 3-9-76 CHK 3-12-76 DESIGNER M. M. M. CAT	<p>DATE 3-9-76</p> <p>TEXAS INSTRUMENTS INCORPORATED CALCULATOR PRODUCTS DIVISION</p> <p>ELECTRONIC SCHEMATIC DIAGRAM, SR-52A</p> <p>SUP DWG D DRAWING NO 1013814</p> <p>SCALE A REV LTR: A SHEET OF 1</p>	

KEYBOARD 1220433



DISPLAY 1500869

CR1
PG1992CR4
PG1992
CARD SENSE
SWITCH





TI-22005